



ATLAS L1 Track Trigger

Overview and status of the R&D




Nikos Konstantinidis
(for the ATLAS Collaboration)



- Overview of ATLAS Phase-II TDAQ architecture(s)
- Overview of L1Track (and FTK++) pattern recognition strategy
 - Results using full simulation of ITk at $\langle\mu\rangle=200$
- Trigger performance studies
- ITk strips readout and latency estimates
- L1Track (and FTK++) hardware
- Conclusions and outlook



HL-LHC $t\bar{t}$ event in ATLAS ITK
at $\langle\mu\rangle=200$






- Physics:
 - Keep same thresholds as Run-1, lower if possible
 - Increase acceptance (esp. of barrel muon trigger system)

Above requirements even more pertinent after Higgs discovery!
- Hardware: L0/L1 only choice given the constraints
 - Legacy MDT barrel electronics – lat and readout bandwidth
 - ITk readout bandwidth (and associated services → material)
 - (more recently) NSW readout bandwidth
- In the past year or so, above constraints alleviated or eliminated, so a single-level architecture at 1MHz seems possible

Talk by D. Sankey



L0/L1 architecture



- Ph-I L1Muon/Calo become Ph-II L0Muon/Calo


- Reduce rate: 40 → 1 MHz (6 μs)
- Provide info for regional ITk readout, feeding L1Track

Talk by D. Sankey


- L1Track combined with more Calo/Muon info in L1Global
 - Reduce rate: 1 → 0.4 MHz (24 μs)



L0/L1 architecture




Single-level architecture




Talk by D. Sankey



- Aims/role:
 - Help to keep the single lepton p_T thresholds as low as in Run 1
 - Help multi-object triggers (esp. hadronic) by requiring consistency in z
- Requirements/targets
 - Factor ~ 5 rate reduction for MU20 and EM18 with signal eff. $> \sim 95\%$
 - Track z_0 resolution better than $\sim 10\text{mm}$
 - ITk (regional) readout + pattern recognition to fit within $\sim 15\mu\text{s}$
 - Most relevant in the L0/L1 trigger scheme




Talk by M. Beretta



- Pre-computed patterns formed by muon tracks stored in AM chips
 - Each pattern consists of local positions of superstrips (SSs) in different ITk layers
 - Can't use full granularity & all ITk layers (too many patterns)
 - SSs flow through AM Chips (8 16-bit buses)
 - Match when all (/most) hits of a pattern fire



Tested performance in four 0.2x0.2 regions:




So far results with strip layers only, studies with pixel layers are ongoing




- Used $O(100M)$ muons per region
 - p_T range ($4 \rightarrow 400 \text{ GeV}$) flat in $1/p_T$
 - Flat in $|d_0|$ ($< 2 \text{ mm}$), $|z_0|$ ($< 150 \text{ mm}$), ϕ ($0.3-0.5$) and η
- Target bank size is $\sim 10^6$ per 0.2×0.2 region
 - $\rightarrow \sim 10^9$ for $|\eta| < 2.5$ or $\sim 1.5 \times 10^9$ for $|\eta| < 4.0$,
 - Drives the size, hence the cost, of the hardware system



Efficiency [%]



Efficiency [%]






Efficiency wrt offline is very high for all types of particles

Electron efficiency drops below 10 GeV due to brem





Track parameter residual distributions
(using only Strip layers):






- Achieved/approaching target of $\sim 5\times$ rejection for $\sim 95\%$ efficiency for single lepton triggers with simple selection algorithms, e.g.
 - from the two lowest χ^2 L1Track tracks use the one with highest p_T






Discrete Event Simulation ($\langle\mu\rangle=200$):




Talk by A. Grillo



- Main board: Associative Memory Tracking Processor (AMTP)



- Second Stage Boards: for tracks found in the AM step, include unused Si layers and perform complete fit
 - Seems unnecessary for L1Track (but imperative for FTK++)





- Size of off-detector system driven by
 - A) the number of patterns (hence AM chips) needed to do the job
 - 1M per RoI $\rightarrow \sim 3 \times 10^9$ patterns for $|\eta| < 4.0 \rightarrow \sim 6\text{k}$ AM Chips
 - Assumes pattern banks are doubled to satisfy latency constraints
 - If latency studies show this to be unnecessary, big margin to reduce p_T threshold (or cost)
 - B) the number of AM chips that can be fitted in an AMTP board
 - 32 chips per board $\rightarrow \sim 192$ boards $\rightarrow 16$ crates (+4 crates for the SSB, if needed)
- Latency driven by
 - Speed of the AM chip (projected to be 200MHz in HL-LHC version)
 - Number of clusters in the busiest ITk layer to be propagated to AM chip
 - From simulation: number of clusters in busiest layer $< 250 \rightarrow$ latency $< 1.5\mu\text{s}$



- AM chip R&D
 - Prototyping 28nm technology (would give x4 in pattern capacity)
 - Exploring 3D integration
 - Work to reduce power consumption
- Dataflow and latency studies
 - ITk readout latency (important for L0/L1 design)
 - L1Track off-detector hardware latency
- Extend pattern recognition studies
 - Wider/full eta-phi range
 - Include pixel layers
- Detailed specification of the off-detector hardware



- The role of ID tracking will be more prominent at HL-LHC
- Since the ATLAS Phase-II LoI in 2013, we have demonstrated that an AM-based L1Track implementation can achieve the required trigger/physics performance in the L0/L1 architecture
- Lots more R&D needed to qualify the full system before the TDR, but no show-stoppers identified

