

IP blocks and design sharing

Michael Campbell

7th March 2016

Outline

- Brief summary of activities in the CERN Microelectronics Section (EP-ESE-ME)
- Motivation for IP block repository
- Boundary conditions
- Proposal
- Summary of reactions

ME Section Structure March 2016

Jorgen Christiansen

Elia Conti

Moritz Horstmann

Luis Jara

Sara Marconi

Paulo Moreira

Rui Francisco

Szymon Kulis

Pedro Leitao

Christian Paillard

David Porret

Kostas Kloukinas

Wojciech Bialas

Alessandro Caratelli

Davide Ceresa

Gert Olesen

Anna-Maria Tyrovouzi

Federico Faccio

Stefano Michelis

Giacomo Ripamonti

Walter Snoeys

Cesar Marin

Costanza Cavicchioli

Inkyung Hwang

Chaosong Gao

Cyril Grassot

Daehyeok Kim

Thanu Kugathan

Herve Munier

Aurelien Neveux

Jerome Rousset

Ping Yang

Paul Aspell

Mietek Dabrowski

Michael Campbell

Jerome Alozy

Rafa Ballabriga

Iraklis Kremastiotis

Xavi Llopart

Tuomas Poikela

Edinei Santin

Lukas Tlustos

Pierpaolo Valerio

Winnie Wong

Jan Kaplon

Staff

Student/Fellow 3

CERN User

Activities in the ME Section

- Common projects (useful for all detectors)
 - Technology support and foundry services
 - Radiation hardness qualification/monitoring of CMOS processes
 - High speed data links
 - DCDC convertors
- Experiment specific activities
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - **Kostas Kloukinas this afternoon**
 - Radiation hardness qualification/monitoring of CMOS processes
 - High speed data links
 - DCDC convertors
- Experiment specific activities
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - High speed data links
 - DCDC convertors
- Experiment specific activities
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - DCDC convertors
- Experiment specific activities
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Muon detector readout for CMS
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Tracker readout for CMS
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Full custom front-end design (ATLAS and CMS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Jan Kaplon's FE design for MPA + SSA (CMS), ITK (ATLAS)
 - RD53 – very rad hard pixel detector development (ATLAS and CMS)
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section


- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Jan Kaplon's FE design for MPA + SSA (CMS), ITk (ATLAS)
 - Elias Conti RD53 Wednesday
 - Jorgen Christiansen CMS Pixel Wednesday
 - Moritz Hosrtmann pico-TDC tomorrow
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Jan Kaplon's FE design for MPA + SSA (CMS), ITK (ATLAS)
 - Elias Conti RD53 Wednesday
 - Jorgen Christiansen CMS Pixel Wednesday
 - Moritz Hosrtmann pico-TDC tomorrow
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

FULL SCALE PROTOTYPES

Construct 7 layers (3 inner layers, 4 outer layers)




Building block: full scale prototype chip: ALPIDE

Designers from 7 institutes : CERN/INFN/WUHAN/YONSEI/NIKHEF/IRFU/IPHC:


G. Aglieri, M. Bonora, A. Collu, Y. Degerli, C. Flouzat, D. Gajanana, C. Gao, F. Guilloux, S. Hristozkov, D. Kim, T. Kugathasan, A. Lattuca, M. Lupi, S. Lee, D. Marras, C. Tobon, G. Mazza, H. Mugnier, J. Rousset, G. Usai, P. Yang, A. Dorokhov, H. Pham, W. Snoeys

- 40 nW in-pixel amplifier/comparator allows architectures other than rolling shutter
- Hit driven readout (priority encoder)
- Power consumption $< 35 \text{ mW/cm}^2$
- Integration time $\sim 4 \mu\text{s}$
- chip size: $15 \times 30 \text{ mm}^2$
- $\sim 500\,000$ pixels of $28 \times 28 \mu\text{m}^2$
- Soldering pads over the pixel matrix



pALPIDE-2 Test Beam Results

Detection Efficiency and Fake Hit Rate before and after irradiation



$\varepsilon_{\text{det}} > 99\%$ @ $\lambda_{\text{fake}} \ll 10^{-5} / \text{event/pixel}$ -> large margin over design requirements

Measurements on chips with 25 μm high-resistivity epitaxial layer, thinned to 50 μm ,
-6 V reverse bias

1 non irradiated and 1 irradiated with $1.0 \cdot 10^{13}$ 1 MeV $n_{\text{eq}}/\text{cm}^2$

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Jan Kaplon's FE design for MPA + SSA (CMS), ITK (ATLAS)
 - Elias Conti RD53 Wednesday
 - Jorgen Christiansen CMS Pixel Wednesday
 - Moritz Hosrtmann pico-TDC tomorrow
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Activities in the ME Section

- Common projects (useful for all detectors)
 - Kostas Kloukinas this afternoon
 - Federico Faccio next
 - Paulo Moreira tomorrow
 - Stefano Michaelis tomorrow
- Experiment specific activities
 - Paul Aspell Wednesday
 - Francois Vasey Wednesday
 - Jan Kaplon's FE design for MPA + SSA (CMS), ITK (ATLAS)
 - Elias Conti RD53 Wednesday
 - Jorgen Christiansen CMS Pixel Wednesday
 - Moritz Hosrtmann pico-TDC tomorrow
 - Monolithic pixel detector development for Alice
 - Medipix and related hybrid pixel readout

Timepix3


Pixel matrix	256 x 256
Pixel size	55 x 55 μm^2
Technology	CMOS 130 nm
Measurement modes	<ul style="list-style-type: none"> • Simultaneous 10 bit TOT and 14 + 4 bit TOA • 14 + 4 bit TOA only • 10 bit PC and 14 bit integral TOT
Readout type	<ul style="list-style-type: none"> • Data driven • Frame based (both modes with zero suppression)
Dead time (pixel, data driven)	>475 ns (pulse processing + packet transfer)
Output bandwidth	40 Mbits/s – 5.12 Gbits/s
Maximum count rate	0.4 Mhits/mm ² /s (data driven mode)
TOA Precision	1.56 ns
Front end noise	60e- RMS
Minimum threshold	~500 e-

VeloPix

- Hybrid pixel detector (HPD) Readout ASIC for the LHCb VELO upgrade
- The ASIC reads out all bunch crossings at 40 MHz
- Installation planned for LS2

The VELO upgrade:

- Approx. 2.85 Tbit/s
- 26 module pairs
- 624 ASICs
- 41 Mpixels*




*Nokia Lumia 1020 (2013)
also has 41 MP camera

VELOPIX


Pixel matrix	256 x 256
Pixel size	55 x 55 μm^2
Technology	CMOS 130 nm
Measurement modes	<ul style="list-style-type: none">• Binary output @ 20 Gbps• 6 bit TOT or 6bit PC @ 640 Mbps
Readout type	<ul style="list-style-type: none">• Data driven with 0-suppression @20 Gbps• Frame based (only through slow control)
Dead time (pixel, data driven)	Limited by analog pulse processing
Output bandwidth	5.12 Gbps – 20.48 Gbps
Maximum count rate	4 Mhits/mm ² /s (data driven mode)
TOA Precision	25 ns with on-pixel timewalk correction logic
SEU Robustness	Fully triplicated control logic, clock trees, reset and configuration registers
Front end noise	60e- RMS
Minimum threshold	~500 e-

VeloPix ASIC module (12 ASICs)

Module of 12 VeloPix ASICs:



Track rates for module:



Highly non-uniform radiation dose:
 8×10^{15} to $2 \times 10^{14} \text{ n}_{\text{eq}}/\text{cm}^2$

Peak rates:

Hottest chip 15.1 Gbits/s

hottest module: 61.2 Gbits/s

Medipix3 work with CLICdp

- CLICpix2
 - 2nd version of CLICpix with larger matrix
 - 65nm CMOS
 - 128 x 128 pixels on 25 μ m pitch
 - 5-bit ToT, 8-bit ToA, Power pulsing etc
- C3PD
 - AMS 180nm HV-CMOS
 - HV-CMOS pixel detector/readout
 - Stand alone readout of compatible with CLICpix2
- Through Silicon Vias
 - Feasibility of post processing demonstrated with good yield
 - RO wafer thinning to 50 μ m works
 - Medipix4 Collaboration will design 4-side tile-able chips

Motivation for IP Block sharing

- During LHC-1 sharing of blocks was mostly within sub-detector groups or from CERN to outside institutes.
- Licensing was based on 'gentlemen's agreements'
- Significant duplication of effort
- RD-53 have agreement between member institutes but limited to RD-53 efforts
- For a more general purpose repository there is a need to solve the 'engineer at the University of Saint-Genis' problem

Boundary conditions

- Cadence Europractice licenses:
 - “Europractice Cadence tools may not be used for any commercial purposes, including contract design and re-assignment of IP to any third party.” extracted from Cadence license statement
 - We will need a ‘Cadence Variation Agreement’ for those institutes wishing to contribute to and/or benefit from access to the repository
- We will start with TSMC 130nm and 65nm only
 - Only available to TSMC MTUA signatory institutes
- Export regulations
 - Rad hard blocks need to be labelled as such and only made available to institutes in Wassenaar Arrangement Countries.

Proposal

- Repository to be managed by IMEC
- Access to repository to be limited to academic and research institutes
- Only abstract views available (like ARM)
- IMEC would add layout and rerun DRC (and LVS?) at submission
- IMEC would be responsible for maintenance of repository blocks (for Cadence upgrades etc)
- The designer name and institute will be associated with each block

Proposal (contd)

- IMEC will maintain a database for the blocks used which is accessible to member institutes (may help motivate “engineer from University of St. Genis”)
- Reference/acknowledgement to the repository in academic publications will be obligatory
- At submission IMEC and the submitting institute will decide % IP contributions for various partners
- In case of subsequent commercialization (and always subject to Cadence VA agreement) these %'s used for royalty distribution.

Reactions from community members (not already addressed)

- Fairly general recognition for need/usefulness to do something
- Going to 65nm and beyond we will need to learn to share effort
- Why limit it to HEP only?
- But quite a few reservations too related to 'paradigm shift' for our community

Reservations/Alternatives

- Request for more 'liberal disclosure' approach with access to full layout
- A 'brokerage site' permitting one-on-one agreements
- Open hardware type license? Apparently incompatible with Cadence/Europractice
- It is my understanding that most or all of these suggestions will be in contradiction with Europractice license
- Some people/groups will never submit a chip without having full layout access to layout

Practical

- Need to define “common layout style” (which routing layers, block heights etc)
- Detailed data sheets and documentation
- How do we pay IMEC? Should blocks be ‘paid’ to compensate for time saved?
- How about analog blocks as well as digital?

Questions/Discussion