



# Development of 3D Associative Memory Chip

P. Albicocco, M. Beretta, P. Ciambrone, C. Gatti, G. Felici

LNF - INFN


1 July 2016

## Trends in High Energy Physics:

- ▶ Higher luminosity to produce rare events results in very high hit rate
- ▶ Increasing number of channels
- ▶ Larger detectors


## Tracking Trigger Challenge:

- ▶ Fast pattern recognition to identify useful traces.



# Fast Tracking Trigger

Tracking triggers need an incoming hit to be compared to a set of known patterns:



Associative memories:


- ▶ comparison based on CAM cell
- ▶ pattern matching exploiting parallelism to the full (thousands of comparison in parallel)

# Associative Memories

Working principle for one pattern comparison (Road):




One road planar implementation:



# State of the Art: Planar Associative Memories

## Planar Associative Memories Limitations:

- ▶ Limited pattern density:  
limited number of  
comparisons per chip.
- ▶ Limited performance:  
long paths to propagate  
matches along a single  
road.
- ▶ Significant die area used  
for memory controller and  
readout logic.




## Planar Associative Memory example:

- ▶ 4 layers per road
- ▶ 4 patterns

# IC Trends towards 3D Integration

Short-, medium-, and long-term path to 3D-IC  
EDA work starts at least 3-4 years earlier




Source: Cadence

# New 3D Associative Memory Concept

Proposed 3D stacking architecture:

- ▶ Maximize the pattern density:
  - ▶ Much higher integration
  - ▶ Array dies dedicated to store patterns
  - ▶ Separate optimization of memory arrays and control logic
- ▶ Increase performance and reduce power:
  - ▶ Reduced path length
- ▶ Reduced system dimension, power consumption and costs:
  - ▶ Less AM chips
  - ▶ Reduced PCB complexity



# Potential Industrial Impact

Impact in typical pattern matching applications:

- ▶ High energy physics
- ▶ Computer aided diagnosis
  - ▶ EEG
  - ▶ Mammography
- ▶ Bioinformatics
  - ▶ DNA sequence analysis
- ▶ Engineering
  - ▶ Image analysis
  - ▶ Data analysis
- ▶ Military
  - ▶ Automatic target recognition



- ▶ 3 Dies Stacking (28nm):
  - ▶ Two cell array layers (custom cell)
  - ▶ One logic layer (standard cell)
- ▶ 2.5x increase in density:
  - ▶ 3D cell array density: +33%
  - ▶ Two stacked layers

Milestone	Timeline [months]	Costs [Euro]
Design & Test (2 fte manpower)	12	70K
28nm Cell Array Chip Development	4	27K
28nm Control Chip Development		27K
3D Stacking & Packaging	3	45K
Test HW	1	5K
Total	20	174K



# Development of 3D Associative Memory Chip

P. Albicocco, M. Beretta, P. Ciambrone, C. Gatti, G. Felici

LNF - INFN

1 July 2016