

LHCb: Online Compute system for Run 3



Niko Neufeld niko.neufeld@cern.ch


Outline



- Readout system
 - Slow & fast control
 - Optical links
 - Readout board
 - Event building
 - Data centre

LHCb Trigger in from Run2 to Run3







Run3 upgrade

•Filter farm will need to handle:

- Event size (~130 kB) (@ 30 MHz)
- Larger event rate (40MHz == LHC bunch crossings per second)
- New challenges for DAQ & High-Level Trigger




Network – Projected Throughput [Tbit/s]





Run3 Online System





Numbers



- •Event-size (@ $2x10^{33}$) ~ 130 kB
- •Readout-rate 40 MHz
- •500 event-builder nodes
- •Between 1000 and 4000 eventfilter nodes
 - Dual-socket, accelerator to be decided
- •500 port minimum event-building network
 - TDB: OPA, IB, Ethernet
- •1500 4500 port filter network
 - Ethernet?
- New data-centre
 - 4000 rack-units
 - 2 MW max

- •50 to 100 real nodes for "slow" and "fast" control
 - Using PCIe40 cards
- Rest of control-system on virtual machines as today
- Local storage on each filter-unit at least 20 TB → will depend on disk-technology
- •Central buffer storage \sim 1 to 2 PB
- •~ 10000 uni-directional fibres for DAQ (4.8 Gbit/s)
- •~2000 fibre-pairs for ECS/TFC (GBT)


Experiment Control System for Run 1, 2, 3, 4, 5, 6 ...



- Controls and monitors <u>all subsystems</u>
 - DAQ, TFC, HLT, farm...
- Continuity from current implementation
 - JCOP / DIM / WinCCOA / SMI++ / Recipes
- Already able to drive current readout board prototype, from input to output

- Frontends rely on GBT-SCA hardware by EP-ESE
- Low-level components are being implemented

Operation UI




Detector partition PC EVENT DATA Legend BANK Readout (partition) LHC Fast Control Supervi sor Slow Control DATA 10G PON

TFC architecture

Interface

Board





TFC (Timing & Fast Control)



Current status

- Already integrated in firmware
- Uses same readout board hardware as the DAQ (PCle40)
- Can send fast commands to frontends
 - SciFi, UT, Muon ASICS already being tested
- Programmable internal throttle for bandwidth regulation

Ongoing work

- PON (Passive Optical Network) technology integration (with EP-ESE)
- Clock phase tests on readout board (with CPPM)
- Continue feedback and compliance testing with frontend experts

e e e e e e e e e e e e e e e e e e e		Commands (TFC_DEV = TFC_DEV = 1)
		Triggers Commands
		Raw Raw Rates (6Hz) Gated Gated Rates (6Hz) Raw Raw Rates (6Hz) Gated Gated Rates (6Hz)
		Orbit 231741192 11.846 FE Reset 3 4
Commands (TFC_DEV - TFC_DEV; #1)	S Vision, 2: TFC Local Run Control (TFC_DEV - TFC_DEV; #1)	Bunch ID 0x00000000 BE Reset 0 2
DeviceName: Version Date State: RUNNING GBT CONNECTED	Module Panel Scale Help	Random A 3330164876 1054.852 1316511453 1050.552 BXID Reset 231741202 11.846 231741202 17769
SOL40_GBTtest.Link0 1 112 2010001102	🔁 🖬 🍕 📽 🖓 👶 🔍 🤹 🕂 🗖 🍓 🗛 🛣 141 [en_USiso88591 🕑	Random BB 2752005312 7862.651 0 0 EID Reset 1018912366 1018912370
	DeviceName: Version Date State: RUNNING	Random B1 1703414102 87231 0 0 TFC Reset 2
SOL40> SODIN Offset 0 0 BXID Reset 41636425	SODIN_GBTtest.Core0 108 20131204.03	Random B2 1703404487 87.275 0 0 Synch 10 12
SOL40> TELL40 Offset 0 0 EID Reset 0	Statistics and status TFC Functions	Random EE 3498862891 179.872 0 0 Snapshot 16181 0 16181 0
SOL40> FE Offset 3400 SOL40> FE Reset 0	Orbits 231741192 Periodic Trig. A 115321728 5.92 kHz If Periodic Trig. 1 Image: Periodic Trig. A Image: P	Random C 622496274 31.972 432626733 31.957 BX Veto 3461820091 7015.929 3461819086 10523.895
TFC> SOL40 Delay 0 0 BE Reset 0	Bunch IDs 0x000 Periodic Trig. B 115321727 5.92 kHz P Calibration Trg A	Random D 59563392 3.063 41355685 3.058 NZS Mode 0 0 2 0
Apply display Header Only Cmd 0	Event ID 994249443 Calib: Trig A 115321725 5 92 kHz Calibration Trg B C	Periodic 1 115321728 5.923 80177287 5.923 ED Accept 1430273966 73.556 1430273965 73.556
OBTx address 0x1 0x1 0x1 0x1 0x1 0x1	Total Triggers 4274240477 Calib. Trig. B 0 0.00 kHz Calibration Trg D C	Periodic 2 115321727 5 923 80177288 5 923 Throtte 5997
BX VETO Cmd 3185598872	Gated Triggers 4274240313 Callo. Trig. C 0 0.00 kHz F Random Generator C F Random Trig.A	Calibration A 115321725 5.923 80177288 5.923 TELL40 Throthe 0
Commands FIFO flags Responses FIFO flags Apply display Snapshot Cmd 2921	Trigger Rate 1103.34 kHz Calib Trig D 0 0.00 kHz 🖓 Random Trg B	Calibration B 0 0 0 Raw Rates (Hrz)
Synch Cmd 0	Inst Trg Loss 0.077 % Random Trig A 3330164876 1054.85 kHz Random Trg C Random Trg D	Calibration C 0 0 0 0 0 0
Subdetector Type Test MEP Accept Cmd 258199226	Synch Cmd 10 Random Trig B0 3498862891 179.87 kHz	Calibration D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Apply display Triggers received 3872988392	International In	Physics 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Control GBTx on VDLB Control GBT.SCA on VDLB Test GBT Lagic Reset IC Reset Chi Reset Stop RUNNING Exit	BX VETO Cmd 3461820001 Random Trig B2 1703404487 8728 kHz Random Trig B2 1703404487 8728 kHz F Snapshot F Snapshot	Auxiliary 0 0 0 0 0
	Reader Only Cind 3007 Deater Tip C	All Triagers 4274240477 1103.338 427424033 1655.007 Exit
	Preserve Carry	
GBT Device: SOL40_GBTtest.GBT_Master0 SOL40 Link: SOL40 GBTtest.Link0 SOL40 Link: SOL40 GBTtest.Link0	FE Reset 3 Televent ID Cnt	Luny 81 - erate (943) 2000 0000 2000 2000 WZ/SV / At luning wingth 16 16 Offsets
ttrCtr ckCtr txCtr rxCtr serCtr desCtr wdogCtr gbld fuse inEportCtr o	BE RESET	Lumi B2-e rate (642) 2000.0000 2000.0000 a of NZ Stragers 2 2 Physics Trigger 3459 3459
Register Address Write Read	TFC Reset	Lunz e-e rate (64z) 1000 0000 1000 0000 # of events in a MEP 15 15 Auxiliary Titgger 512 512
ttcCtr19 23 0 0	SODIN Single Shots Apply Enables	Random C prescaler 256 256 Activ astidar NZS/TAE latency 13 13
ttcCtr2 6 0 0 Get All Get All	SingRUNING SystemReset Shoot Stole shot Fait	Random D prescater 256 256 Trigger Types OUT latency 4 4
ttcCtr21 25 0 15 ttcCtr22 26 0 0		Aptity display Periodics 0 0 Apty display
ttcCtr23 269 0 88 ttcCtr24 270 0 0	System Reset Regs Reset Log TFC Reset Shoot SOL40	Calibration Triggers 10 10 Orbit clock
ttcCtr25 271 0 0 ttcCtr26 272 0 0	FE Reset Shoot	Callo A BXID 2007 3087 Randoms 4 4 bttp://www.calloter.ca
ttxCtr3 7 0 0 ttxCtr4 8 0 0	BE Reset Shoot	Calib A periodicity 2 2 1 NZS 7 7 0 Orbit (ength 3564 3564
ttxCtr5 9 0 0 ttxCtr6 10 0 0 trCtr6 11 0 0 0	Cnt Reset Shoot	Callo B BXID 1199 1199 Luminosity 2 2 1 NZS/TAE latency 100 100
trCbr9 11 0 0 trCbr9 12 0 0 trCbr9 13 0 88		Callo B periodicity 2 2 Physics 0 0 External orbit missing
	ED Reset Shoot	Calib C BXD 2527 2527 Bearrigas 1 1 Orbit desynchronization Orbit desynchronization
	Synch Shoot	Calo C periodicity 2 2 Auxiliary 14 14 Avery directory
Read from FIFO Create GBT type Set Default Config Write Read Exit		Call D BXD I NIKO NEUFELD, THCB ONLINE FOR RUN3, #3/04/16 9
		Callo D periodicity 2 2 Exit
		Aeply display


DAQ cost optimisation



Main cost driver (apart from CPU) is the number and length of fast interconnects (like in HPC!)

Versatile links are there and optical anyhow

Most compact system has everything: eventbuilder, controls, TFC and farm in one place \rightarrow new data-centre at the surface and run versatile links to the surface



the PM85 shaft up to the new LHCb Server

Rooms & Control Room (~ 350 m)

DESIGN BY D.LACARRERE & L.ROY


Long-distance optics

- Counting room on surface
 - Power, cooling, space constraints in underground area
 - ~350 meter distance over OM3 MMF
- Based on EP-ESE technology
 - Rad-hard Versatile Link on frontends
 - Initially qualified for $\sim 100 \text{m}$
- Fiber infrastructure by EN-EL
 Pilot installation at end 2014
- Loopback tests in 2015
 - ~9 months, ~700 meters
 - Avago MiniPOD transceivers
 - Bit Error Rate < 10⁻¹⁸
 - Full system equivalent: < 5 errors/day
 LHCC milestone
- Continued tests in 2016
 - Versatile TX on frontend prototype
 - MiniPOD RX on readout board prototype












Readout boards / Event builders







Readout board hardware (PCIe40)



- PCI Express add-in card
 - Altera Arria10 FPGA
 - 100 Gbps DMA engine to event-builder memory
- High-density optical IO
 - Up to 48 transceivers (Avago MiniPODs)
 - Reuse same HW for timing distribution system
- Decouple FPGA from network
 - Maximum flexibility in network technology
- Exploit commercial technologies
 - PCI Express Gen3 interconnect
 - COTS servers designed for GPU acceleration
- 2nd generation readout board
 - Developed at CPP Marseille
- Pre-production launched
 - Ready end of Q2
- Market survey completed
 - Tender in H2 2016
- More in the talk by P. Durante



Common PCIe40 firmware frame-work




LH

Readout unit dataflow




- A single Readout unit must sustain ~400 Gbps IO bandwidth
- Optimize memory bandwidth
 - Design for zero-copy operations and RDMA over the network
 - Organize dataflow according to topology and IO resources
 - Exploit full network bandwidth



Folded event-builder network





Cons: Every node is readout and builder unit at the same time \rightarrow 400 Gbit/s I/O

Limiting factor will be the memory bandwidth (not a problem)

Pros: Fewer switch ports

Eventbuilder nodes see full events \rightarrow opportunistic usage of the CPU

Protocol conversion: eventbuilder and filter LAN can be different technology

Event-building software (DAQPIPE)

LHCb THCp ONLINE

- Recreate distributed eventbuilding dataflow of LHCb Run3
- Modular architecture, "drivers" for each network technology under evaluation
- Leverage existing HPC sites to assess scalability
- Close collaboration with the industry through CERN OpenLab
- Already achieving ~86 Gbps with Infiniband EDR and Intel OPA
 - Meets our target
 - Reduced scale setup
- External large-scale tests for InfiniBand EDR and Intel Omni-Path being prepared at HPC sites


Data generator				
Readout	Dataflow	Builder		
module	manager	unit		
Event-builder core				
Ethernet	InfiniBand	Omni-Path		
driver	driver	driver		

Future data centre at Point 8



	Turnkey commercial solution (Requires minimal support from CERN engineering groups)	Leverage existing infrastructure at Point 8
Building	Buy pre-fabricated containers from a commercial supplier	Accommodate the farm in an existing building (SX8 hall)
Cooling	Cooling solution depends on the vendor (e.g. free air cooling)	 Passive rear-door heat exchangers using primary water from existing cooling towers Compatible with DCLC for hot spots Test setup at the pit to evaluate performance with on site "warm" cooling water

A review to decide the most cost-effective solution will take place in April.



This will be the highest throughput data acquisition system ever built



Discussion slides

Is it risking to become obsolete?



The DAQ depends only on:

- Some kind of "server" capable of housing an FPGA based electronics board
- 2. A local area network technology

The DAQ is scalable horizontally and vertically

PCIe roadmap is compatibly safe until at least Run4 (Gen4 available probably from late 2017 onwards)

No dependence on exact server architecture, CPU architecture, GPGPUs, specific LAN technology

Can we "unfold" the event-builder



In this case event-receiver and event-builder run on different PCs \rightarrow go back to Run2 DAQ

Loose CPU power in event-builder PCs

But distribute the I/O better

Need more fully connected network ports

Again, cost will decide