

# Electronics Development for the ATLAS Liquid Argon Calorimeter - Trigger and Readout for Future LHC Running -

Steffen Stärz




The 17th International Conference on Calorimetry in Particle Physics  
18 May 2016  
Daegu, Republic of Korea

# Outline


- 1 Introduction: LHC, ATLAS, LAr
- 2 Upgrade Motivation
- 3 Phase-I Upgrade Readout Electronics
  - "Phase-0": LAr Demonstrator
  - Phase-I Electronics
- 4 Phase-II Upgrade Readout Electronics
- 5 Summary and Outlook

# The Large Hadron Collider (LHC) design values



Center of mass energy:  $\sqrt{s} = 14 \text{ TeV}$  Collision rate:  $f_{\text{LHC}} = 40 \text{ MHz}$   
 Luminosity:  $\mathcal{L} = 10^{34} \text{ cm}^{-2}\text{s}^{-1}$  Protons per bunch:  $\approx 115 \times 10^9$



# The ATLAS Detector



trigger-based multi purpose detector, ca. 88 M readout channels  
 (Pixel: 80.4; SCT: 6.3; LAr: 0.2; Muon: 1 [millions])





# The ATLAS Liquid Argon Calorimeter



- Sampling calorimeter
- 182468 single detector cells



- Absorber: Pb; Active: Liquid Ar
- Total radiation length:  $22 X_0$
- 4 layers, different spatial resolution

# The ATLAS Liquid Argon Calorimeter




- Sampling calorimeter
- 182468 single detector cells
- Absorber: Pb; Active: Liquid Ar
- Total radiation length:  $22 X_0$
- 4 layers, different spacial resolution
- Feeds the Level-1 Trigger system

# The ATLAS Liquid Argon Calorimeter



- Sampling calorimeter
- 182468 single detector cells
- energy reconstruction by pulse shaping and **sampling**
- Absorber: Pb; Active: Liquid Ar
- Total radiation length:  $22 X_0$
- 4 layers, different spacial resolution
- Feeds the Level-1 Trigger system
- **readout of samples each 25 ns**

# Foreseen schedule: From LHC to HL-LHC



## LS2: Phase-I Upgrade goals

- $\mathcal{L} \cong 3 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
- $\langle \mu \rangle \cong 80$
- Keep trigger (max) 100 kHz; latency  $\leq 3 \mu\text{s}$

Upgrade of LAr trigger readout



## LS3: Phase-II Upgrade goals

- $\mathcal{L} \cong 7.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
- $\langle \mu \rangle \cong 200$
- Upgrade trigger to 1 MHz; latency  $\leq 10 \mu\text{s}$

Upgrade of LAr main readout\*

\* and possible replacement of LAr forward calorimeter and addition of a high granularity timing detector

# Phase-I: From Trigger Towers to Super Cells



(a) Current: 1 TT in  $\eta \times \phi = 0.1 \times 0.1$

(b) Upgraded: 10 SCs in  $0.1 \times 0.1$

Figure:  $e^-$  at  $E_T = 70$  GeV: Granularity increase in barrel for Level-1 trigger electronics from current to upgraded scenario to maintain (or improve) trigger performance in high luminosity and high pile-up conditions


- Apply offline reconstruction algorithms already at Level 1
- Improves: jet rejection capability, isolation, electron reconstruction
- Ensure forward compatibility with HL-LHC and Phase-II upgrade

## Front End Electronics

- ## Back End Electronics

- 
- The diagram illustrates the architecture of the ATLAS Level-1 Calorimeter Trigger System, divided into Front-End Boards and Back End Electronics.
- Front-End Boards:** This section includes the **Digitizer Board** and **Boards (FEB) with Boards (LSB)**. The Digitizer Board (LAr Trigger Digitizer Board (LTDB)) receives signals from the FEB/LSB boards and processes them using a summing junction ( $\Sigma$ ) and a delay element ( $S(t - \tau_i)$ ) to produce the output  $\Sigma \alpha_i S(t - \tau_i)$ .
- Back End Electronics:** This section includes the **Receiver** and **Level-1 Calorimeter Trigger System**. The Receiver receives the signal from the LTDB and outputs  $\alpha S(t)$ . The Level-1 Calorimeter Trigger System consists of **Current L1Calo Processors** and a **Feature Extractor (FEX)**. The FEX is connected to the Current L1Calo Processors via a **Training Trigger Control Bx** and a **SDRAM** memory block.
- Other Components:** The diagram also shows the **LAr Digital Processing System (LDPS)**, which includes an **Optical Receiver Deserializer** and an **FPGA** (Field-Programmable Gate Array) with multiple **480Gbps/module 1.80 V Transceivers**. The LDPS is connected to the **Feature Extractor (FEX)** and the **Current L1Calo Processors**.




# LAr Demonstrator - Where is it?




- ATLAS review and approval in May 2014
- Installation of Demonstrator in summer 2014

# LAr Demonstrator Front End electronics

New Baseplane tested at CERN, populated with FEBs and LTDB






- ✓ Processing properly and operational
- ✓ Same total noise levels for trigger (150...250 MeV)
- ✓ Same cross-talk across trigger towers
- ✓ Linearity satisfies ATLAS requirements






# LAr Demonstrator Front End electronics

New Baseplane tested at CERN, populated with FEBs and LTDB




- ✓ Processing properly and operational
- ✓ Same total noise levels for trigger (150...250 MeV)
- ✓ Same cross-talk across trigger towers
- ✓ Linearity satisfies ATLAS requirements


⇒ No impact on analog trigger and standard readout ⇒ 2014: Deployed in pit



ABBA (prototype DPS) in ATCA crate, populated: 3 Stratix IV FPGAs




- ⇒ Concurrent readout of demonstrator region in parallel to ATLAS default readout since October 2015 thanks to dedicated "L1Topo" trigger item




# First results from the LAr demonstrator


## Calibration pulse shape



## Pulse maximum vs. transverse energy




## Noise levels of SCs




✓ Successful data taking in 2015 pp and HI runs

# Phase-I Front End Electronics

64-ch LTDB prototype (back side)





320-ch LTDB prototype




- ✓ Baseplane and LSBs: Prototypes produced and being tested
- ✓ ADC: Final prototypes produced and being tested on 64-ch LTDB
- ✓ Serializer LOCx2: iteration with SoS foundry, final production ongoing and fallback ASIC (130 nm CMOS) under design
- ✓ 64-ch LTDB prototype: operational, used to test ASIC components
- ✓ 320-ch LTDB prototype: integration of digital and analog part is manufactured
- Final 320-ch LTDB: Compound of  $5 \times$  64-ch prototype, expected 09/2016

# Phase-I Back End Electronics





- **LArC**Carrier: ATCA custom board
  - ✓ Integration tests with LATOME OK
  - ✓ Carrier v2 tested and working well
- **LAr** Trigger pr**O**cessing **ME**zzanine
  - First prototype with ARRIA-10 FPGA
  - 3 pre-prototypes have been produced
  - ✓ Fully tested and working as expected
  - Various optical link speeds available: 6.4, 9.6, 11.2, 12.5 and 12.8 Gbps
  - Firmware development well progressing



# Phase-I Back End Electronics


## LATOME – Optical link tests with gFEX



- Link Speed and integration test
  - Between calorimeter (LAR: sender) and trigger (L1Calo: receiver)
  - ATCA test setup at CERN
  - Goal: test 48 optical links from LATOME to e/gFEX
  - Exercise different clock architectures and setups of optical (fiber) splitters
  - ✓ Good eye opening and BER ( $\leq 10^{-14}$ ), baseline speed adopted to 11.2 Gbps after both link speed tests

# LAr Phase-II Upgrade Plan

New readout electronics for fully digitized data to trigger and DAQ



Front End Electronics

Front End Boards 2 (FEB2s) with  
Layer Sum Boards (LSBs)

Back End Electronics

LAr Pre-Processor Boards  
(LPPR) feeding trigger system

## Motivation

FEB analog pipeline restricts Level-1 latency to  $3 \mu\text{s}$

Level-1 accept rate limited to 100 kHz

Radiation hardness requirements for Phase-II: factor 3 above original design




# Phase-II Front-End Electronics Plans

## New Front End Boards - Challenges

- 1524 FEBs (each up to 128 channels) to be replaced
- Amplification, shaping and digitization with 40 or 80 MHz
- Require at least 9 Gbps per fibre: serialisation and data transmission
- Allow higher latencies
  - up to 10  $\mu$ s (L0 at 1 MHz) vs. up to 60  $\mu$ s (L1 at 400 kHz)
- Choices under study
  - Bi-polar vs. uni-polar shaping (with option of moving shaping to digital domain)
  - 2 vs. 3 gain ranges (16 bit dynamic range)
  - 10 to 14 bit ADCs
  - Noise, Linearity
  - Digital filtering ("Optimal" Filtering, "Extended Optimal" Filtering, ...)
- Electronics Specifications Group formed in 2015
  - ⇒ Planning to converge on a baseline until second half of 2017



# Phase-II First Prototypes



- CMOS Front-End System On a Chip (FESOC)
  - ASIC of amplifier, shaper, ADC, serializer
  - Starting with development of components
- ADCs
  - 12 bit prototypes available
  - 14 bit developments started
  - TID radiation tests up to 10 kGy
- Optical Link and Serializer
  - Allow  $2 \times 14$  bit per channel at 40 MHz
  - VCSEL Array Driver (VLAD) and low power VLAD in 65 nm TSMC CMOS technology
- New Back End Board (LPPR)
  - Phase-I LDPB as prototype: 4 high end FPGAs
  - Implementation of digital shaping and filtering (pile-up suppression)
  - Simulation software AREUS for filter studies being adapted for Phase-II

# Summary

- HL-LHC tackled by Phase-I and Phase-II Upgrade
  - ⇒ New LAr trigger and readout electronics
- "Phase-0": LAr demonstrator
  - Successful data taking in 2015 pp and HI runs
  - Ready for 2016 ATLAS data taking
- Phase-I
  - Final prototypes are being produced and tested
  - Fallback solutions available
  - On track for start of installation in 2019
- Phase-II
  - LAr Phase-II Upgrade activity gained momentum in recent years
  - Re-optimization of the readout and signal processing for high pile-up
  - Profiting from overlap with Phase-I Upgrade


# The last slide

Thanks for your attention!

Questions?


- Backup slides -

# DPS Front FPGA firmware (for Demonstrator)




- Receive and decode ADC frames from LTDB
- Circular buffer to await L1A
- ADC data histograms for monitoring
- Back FPGA interface using IPbus via XAUI

# DPS Back FPGA firmware (for Demonstrator)



- Fully streaming based functional 10 GbE design
- Individual modules for different protocol layers
- Where possible, different modules use same core logic
- Includes ARP and ICMP (ping)



# Trigger-Type (TType)

## Definition and distribution of TType


- 8 bits to indicate which  $\approx$  subdetector issued trigger
- E.g.: bit 7: Physics; bit 4: LAr Demonstrator; bit 0: Random
- Encoded in (serialised) TTC signal, issued with some delay after L1A

## Realisation in ABBA

Implementation of Trigger-Type based readout only started in early October 2015 ...

- ① Use actual value and mask for TType decoding (0x90)
- ② Store data buffer address when L1A is seen in FIFO
- ③ Read data buffer address from FIFO when TType is decoded
  - Discard address if TType does not match requirement
  - Read data from buffer address if TType matches requirement
- ④ Read up to 60 samples per event  $\rightarrow$  full pulse shape


# Phase-I Front End Electronics



64-ch LTDB + Injection board

K. Chen @ BNL

Back-End PCIe board: BNL-711



- 64-ch LTDB prototype is tested

- ✓ Many prototype components (including Nevis ADC, LOCx2, GBT<sub>x</sub>, GBT-SCA, MT<sub>x</sub>, MTR<sub>x</sub>) have been tested
- ✓ Nevis ADC-to-LOCx2 interface verified
- Few issues identified and followed up

- LTDB pre-prototype (320-ch)

- Using all final baseline components
- Under production
- Pre-selection irradiation testing for analog COTS components done
- Tests in the coming months, final design review foreseen end of this year



# Phase-I Front End Electronics


## Baseplane and LSBs

- Specific baseplane prototypes: EMB (2nd prototype), EMEC: design finished; HEC, FCAL: assembled
- ✓ EM LSBs OK: irradiation tests for COTS components concluded
- FCAL LSBs: design finished, prototype produced, under test

## LTDB ASIC ADC

- June 2014: PDR\* recommend Nevis ADC ASIC (power and latency gain)
  - Nevis14 produced "bad codes" at  $\approx 10$  Hz
- ⇒ March 2016: Nevis15: Tests show no bad code
- ⇒ 16 ADCs to be assembled on new 64-ch LTDB at BNL

\* PDR = Preliminary Design Review




32-ch test board

# Phase-I Front End Electronics

## LTDB ASIC LOCx2 serialiser chip

- Oct 2014: PDR of LOCx2 in 0.25  $\mu\text{m}$  SOS
  - Good chips from some lots
    - Measured to design specs
    - SEU test with 800 MeV neutron: no SEU observed
  - But also failures in other lots from foundry
- ⇒ production shows uncertainty with the process
- New submission (minor design corrections) sent to foundry in April '16
  - Solid back-up plan has been developed



# Phase-I ASIC backup

## LTDB ASICs Backup Plans

- Nevis ADC backup: COTS ADC (TI ADS5272)
- LOCx2 serialiser backup 1: LOCTDS (130 nm RF-CMOS)
- LOCx2 backup 2: existing operational ASICs: GBT<sub>x</sub> + MUX chip

⇒ Carry two options until one succeeds