

Status of the Caribou readout

Adrian Fiergolski
Adrian.Fiergolski@cern.ch

CERN, PH-LCD

10 March 2016



Original requirements for multi-chip μ ASIC 2.0 (CLIC workshop)

- FMC mezzanine
 - ▶ 400 pins vs legacy 68-pin VHDCI
- PCIe \times 16 receptacle for the chipboard
 - ▶ 164 pins vs legacy 98-pin or 80-pin SEAM connector
 - ▶ \times 8 compatible with \times 16
 - ▶ simple adapters, ex. PCIe edge to VHDCI (CERN Timepix3)
- 8 \times general purpose power supplies with monitoring capabilities
 - ▶ Maximum current: 4 A
 - ▶ Voltage range: 0 — 4 V
- 8 \times voltage outputs (0 — 4 V)
- 4 \times current outputs (0 — 100 μ A)
- 4 \times voltage inputs (0 — 4 V)
- ADC (8 channels, 80 MSPS/12-bit)
- FEASTMP support
- high voltage input
- 8 \times full-duplex GTX links
- 16 \times general CMOS signals (I/O) with adjustable voltage levels
- differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus



Current version of the CaR V1.0 (under design)

- **FMC mezzanine**

The ZC706 development board is equipped with two FMC connectors: high (HPC) and low (LPC) pin-count.

The connectors of the board implement only subset of the standard connectivity:

- ▶ 34 differential signals
- ▶ 8 (HPC) / 1 (LPC) GTX transceivers
- ▶ 2 (HPC) / 1 (LPC) GTX clock
- ▶ 4 (HPC) / 2 (LPC) differential clocks
- ▶ power domains: 12V, 3.3V, 2.5V (V_{adj})

All signals from CaR board are differential (up to 1m FMC cable).



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- ~~PCIe×16~~ SAMTEC SEAF 40 × 8 receptacle for the chipboard
 - ▶ higher pin-count
 - ▶ Caribou group has positive experience with it
 - ▶ no backward compatibility the with legacy CLICpix chipboard without an additional adapter



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: ~~4 A~~ 3 A
 - ▶ Voltage range: ~~0—4 V~~ 0.8 — 3.6 V



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- 8×32 voltage outputs (0 — 4 V) — DAC7678



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $48 \times$ current outputs (0 — 100 μ A)
Copy from the μ ASIC design.



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $48 \times$ voltage inputs (0 — 4 V) — ADS7828
To monitor slow voltage changes.



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (~~8 channels, 80 MSPS/12-bit~~) (16 channels, 65MSPS/14bit) — AD9249
To observe faster signals.



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- FEASTMP support
 - Dual 4A DC/DC regulator — LTM4619
 - ▶ smaller
 - ▶ neither radiation nor magnetic field tolerant



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- ~~16~~ $22 \times$ general CMOS (± 14 outputs/8 inputs) signals with adjustable voltage levels



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus

Two flavours of the connection from the ZC706

- ▶ through standard FMC lines (single ended)
- ▶ through differential pairs



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus
- clock generator / jitter cleaner — SI5345
 - ▶ 3 inputs (FMC, UMCC, TLU)
 - ▶ 5 outputs (GTX, FMC, ADC, $2 \times$ SEAF)
 - ▶ 0-delay mode



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus
- clock generator / jitter cleaner — SI5345
- $4 \times$ pulse injection circuits
 - ▶ adjustable pulse height (0 — 4 V)
 - ▶ controlled duty cycle



Current version of the CaR V1.0 (under design)

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (16 channels, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links
- $22 \times$ general CMOS (14 outputs/8 inputs) signals with adjustable voltage levels
- 17 differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus
- clock generator / jitter cleaner — SI5345
- $4 \times$ pulse injection circuits



Pin utilization for the different readout chips — (link to the full table)

	Standard	Differential pairs	Single ended inputs	Single ended outputs	Clock inputs (differential)	GTX	Comment
Timepix3							
DataIn	LVDS	1					
EnableIn	LVDS	1					
Reset	LVDS	1					
T0_Sync	LVDS	1					
Shutter	LVDS	1					
EnablePowerPulsing	LVDS	1					
ExtTPulse	LVDS	1					
CiIn40	LVDS				1		
CiInRefPll	LVDS				1		
PLLOut	SLVS	1					
DataOut	SLVS					8	
CiKOut	SLVS	1					
DACout	ADC_IN						for slow ADC
DAC_IN	BIAS	1					
	SUM:	9			2	8	
CLICpix2							
CLK_320	CML				1		
CLK	CML				1		
Rst	CMOS		1				
Power_pulse	CMOS		1				
Shutter	CMOS		1				
TP_SW	CMOS		1				
DataOut	CML					1	
CiKOut	CML	1					
CS	CML	1					
SPI_IN	CML	1					
SPI_OUT	CML	1					
C3PD							
SDA	CMOS						on board I2C
SCL	CMOS						on board I2C
I2C_AD	CMOS						fixed with switches
RSTN	CMOS		1				
PWRE	CMOS		1				
TPS	CMOS		1				
BANDGAP	BIAS						bias voltage
ANALOG_IN	BIAS						bias voltage
ANALOG_OUT	ADC_IN						for slow ADC
PIX	ADC_IN						4 x for scope
	SUM:	4	7		2		



CaR V1.0 (resources available using a single FMC connector of the ZC706 board)

The ZC706 board implements only subset of the strand FMC connectivity. In order to profit all features of the CaR V1.0, an additional custom 2FMCs-to-1FMC adapter is needed (Atlas case).

Functionality for the CaR connected directly to ZC706 (CLIC case) includes:

- FMC mezzanine
- SAMTEC SEAF 40×8 receptacle for the chipboard
- $8 \times$ general purpose power supplies with monitoring capabilities — TPS74401
 - ▶ Maximum current: 3 A
 - ▶ Voltage range 0.8 — 3.6 V
- $32 \times$ voltage outputs (0 — 4 V) — DAC7678
- $8 \times$ current outputs (0 — $100 \mu\text{A}$)
- $8 \times$ voltage inputs (0 — 4 V) — ADS7828
- ADC (~~16 channels~~ **2 channels**, 65MSPS/14bit) — AD9249
- high voltage input
- $8 \times$ full-duplex GTX links (**only 1 \times GTX in case of the LPC connector**)
- ~~22~~ **12** \times general CMOS (~~14~~ **4** outputs/8 inputs) signals with adjustable voltage levels
- ~~17~~ **14** differential pairs (I/O) — CML converters only on the specific chipboards
- clock and trigger/shutter input (RJ45 compatible with TLU)
- I2C bus (**through standard FMC single ended lines**)
- clock generator / jitter cleaner — SI5345
- ~~4~~ **1** \times pulse injection circuits



Status of the Caribou development

- CaR V1.0 design
 - ▶ issue with PADS software (used at BNL for design)
 - ★ design files shared via gitlab
 - ★ at the moment not available at CERN
 - ★ Mentor Xpedition should allow to open schematic and import (?) design
 - ★ in contact with CERN IT-EDA service



Status of the Caribou development

- CaR V1.0 design
 - ▶ issue with PADS software (used at BNL for design)
 - ★ design files shared via gitlab
 - ★ at the moment not available at CERN
 - ★ Mentor Xpedition should allow to open schematic and import (?) design
 - ★ in contact with CERN IT-EDA service
 - ▶ finalizing last details of the schematic
 - ★ connectivity optimization to Zynq SoC
 - ★ so far very successful and fruitful cooperation
(*thanks for Hongbin and Hucheng*)
 - ▶ working already on layout
 - ★ considered size: 4000×6000 mil (10.16×15.24 cm)
— not standard FMC width
 - ★ stack-up: 10 layers (4 signal layers)



Status of the Caribou development

- CaR V1.0 design
 - ▶ issue with PADS software (used at BNL for design)
 - ★ design files shared via gitlab
 - ★ at the moment not available at CERN
 - ★ Mentor Xpedition should allow to open schematic and import (?) design
 - ★ in contact with CERN IT-EDA service
 - ▶ finalizing last details of the schematic
 - ★ connectivity optimization to Zynq SoC
 - ★ so far very successful and fruitful cooperation
(*thanks for Hongbin and Hucheng*)
 - ▶ working already on layout
 - ★ considered size: 4000×6000 mil (10.16×15.24 cm)
— not standard FMC width
 - ★ stack-up: 10 layers (4 signal layers)
- Firmware development



Status of the Caribou development

- CaR V1.0 design
 - ▶ issue with PADS software (used at BNL for design)
 - ★ design files shared via gitlab
 - ★ at the moment not available at CERN
 - ★ Mentor Xpedition should allow to open schematic and import (?) design
 - ★ in contact with CERN IT-EDA service
 - ▶ finalizing last details of the schematic
 - ★ connectivity optimization to Zynq SoC
 - ★ so far very successful and fruitful cooperation
(*thanks for Hongbin and Hucheng*)
 - ▶ working already on layout
 - ★ considered size: 4000×6000 mil (10.16×15.24 cm)
— not standard FMC width
 - ★ stack-up: 10 layers (4 signal layers)
- Firmware development

