



Science & Technology Facilities Council

**Technology**

UK community meeting on CMOS  
sensors for particle tracking 28-29  
10 March 2016  
Abingdon, UK

# HR-CMOS

**Renato Turchetta**

*Rutherford Appleton Laboratory (RAL)*


*Oxfordshire, UK*

*E-mail: [renato.turchetta@stfc.ac.uk](mailto:renato.turchetta@stfc.ac.uk)*



*NIEL*

- *reduction in minority carrier lifetime*
- *less time to collect the charge*
- *need to collect the charge faster*
- *need to have an electric field in the detecting volume*
- *Depletion region*





**Image sensors: lots of pixels but traditionally low resistivity and thin**  
**High-voltage CMOS: not for pixels**

Foundry Code	Node	CIS / HV	Max chip size		Stitching	Resistivity	Epi thickness	Backbias	TCAD	MPW	Wafer size	Cost						
												Average frequency	Mask set	Wafers				
														Engineering run	Production			
			X	Y							Months	mm	US\$					
	nm		mm	mm		Ohm cm	um											
						>1k	up to 40	In progress	possible	2	200	\$125,000	\$3,333	\$1,100				
A	180	CIS	25.5	32.5	2D & 1D	Yes	20?	In progress	Y	?	200							\$2,813
B	150	CIS	19	24	2D & 1D	500 (?)	50	Y	?	6	200	\$210,440						
F1	150	CIS	25	31	Planned	10				3	200	\$197,755	\$7,175					
I	180	HV	18.73	20.77	No						200							
O	130	HV			No?					3	200	\$102,709	\$4,532					
R	350	HV	19	24.5	No	20												

NB Cost is indicative only. It would depend on exact specification, e.g. how many metal levels, which type of devices, ...

**The task force selected two foundries, one HV and one HR**




- Goal is to develop pixel detectors for particle physics based on conventional CMOS Image Sensor
  - CIS foundries tend to be (a bit) more interested in process changes
  - E.g. more choice of starting material (substrates)
  - Possibility of stitching, i.e. making sensors beyond the 2cmx3cm of the reticle size. Up to a full CMOS wafer
  - Two main limitations:
    - 1) Pixels in imagers contain only NMOS transistors
    - 2) Substrates are thin (3-5um) epi and low resistivity
  - Needs to develop
    - 1) Full CMOS (N+P MOS) pixels
    - 2) Thick, high res and fully depleted substrates
-



- *CMOS Image Sensor for a digital calorimeter at the International Linear Collider*
- *Requirements:*
  - Pixel size = 20-60  $\mu\text{m}$*
  - S/N = MIPS detection with a noise hit rate  $< 10^{-5}$   $\rightarrow$  noise  $\sim$  20-30 e- rms*
  - Time stamping with 150 ns resolution (6.7MHz), over 16 bits*
  - Large area to be covered  $\rightarrow$  MAPS sensor ...*
- *... but need a HAPS type pixel: HAPS = Hybrid Active Pixel Sensor or Hyper-Active Pixel Sensor*
- *STFC patent on the deep P-well: how to integrate CMOS electronics in a pixel without compromising performance*
- *Which foundry?*
- *Start working with Tower Semiconductor in 2006 to develop a deep P-well module*



# Deep P-well





*Standard CMOS with additional deep P-well implant. Quadruple well technology.*

*100% efficiency and CMOS electronics in the pixel.*

*Optimise charge collection and readout electronics separately!*



# Image Sensor for Calice




PO  
M1

- Gain 136uV/e
- Noise 23e-
- Power 8.9u
- 150ns "hit" wired to row
- Shaped pul return to ba

- 50um pixel
- 4 diodes

Profile B; through cell




TPAC = Tera Pixel Calorimeter



Arachnid



## Origins






Arachnid

## CHERWELL



**P on P**


aka P epi on P substrate



Conventional  
Depletion starting from  
collecting N-well

**P on N**




aka P epi on N substrate



New  
Depletion starting from deep  
N-well and N substrate




# Charge collection in PonN





### P on P

aka P epi on P substrate



Conventional  
Depletion starting from  
collecting N-well

Inside the chips we have:

- Passive pixel Arrays
- Active pixels Arrays
- Isolated fast amplifiers
- Individual transistors, resistors, capacitors


Both chips available in splits:

- 5µm (low resistivity)
- 12µm (high/low resistivity)
- 18µm (high resistivity)
- 25µm (P on P high resistivity)
- 25µm (P on N high resistivity)

Now under test

### P on N


aka P epi on N substrate



New  
Depletion starting from deep  
N-well and N substrate



Design in progress  
Goal to tape out in  
May/June 2016






## Development towards a Reconfigurable Monolithic Active Pixel Sensor in Radiation-hard Technology for Outer Tracking and Digital Electromagnetic Calorimetry

P.P. Allport<sup>1</sup>, D. Das<sup>2</sup>, L. Gonella<sup>1\*</sup>, S. Head<sup>1</sup>, K. Nikolopoulos<sup>1</sup>, S. McMahon<sup>2</sup>, P. Newman<sup>1</sup>,  
P. Phillips<sup>2</sup>, R. Turchetta<sup>2</sup>, G. Villani<sup>2</sup>, N. Watson<sup>1</sup>, F. Wilson<sup>2</sup>, Z Zhang<sup>2</sup>

1) The University of Birmingham

2) Rutherford Appleton Laboratory, STFC




**Sensor to be designed and manufactured over the 2-year period**

**Size:** 25mm<sup>2</sup> max. Manufactured in reference substrate (thin, low resistivity epi) and thick, high res epi

**Target:** 50um pitch pixel. With low noise front-end and comparator  
+ test pixels with preamp-shaper and smaller pitch



## PI<sub>m</sub>MS – Pixel Imaging Mass Spectrometry




384x384 pixels

70  $\mu\text{m}$  x 70  $\mu\text{m}$  pixel size

Time-code resolution = 12.5 ns


4 event stored in each pixel

12 bit time-code resolution





# Coulomb explosion imaging








***Perpendicular 1D alignment and Coulomb explosion imaging***



Science & Technology Facilities Council  
**Technology**

# Neutron tomography







Over the period 1999-2010, 61% of the wafers we manufactured were for Particle Physics projects.

Over the period 2010-2015, this ratio became 3.8%.

The size of the group has not changed in the meanwhile.

Many people who worked on particle physics projects until 2010 have since left.

---



HR-CMOS: developing a solution for fully depleted, full CMOS pixels, based on standard CMOS Image Sensor technologies.

Development started in 2006 for Calice, and essentially stopped around 2010.

We supported the jump-start of the design for the Alice ITS and the technology is now used there.

It is also used in a variety of scientific sensors, produced for industry and other scientific organisations world-wide.

New development started for Atlas following Task Force conclusions

PRD for Future Colliders starting in June this year

---