

Results from the NA62 Gigatracker prototype: a low mass and sub-ns time resolution silicon pixel detector

Dr. Elena Martin,

on behalf of the NA62 Gigatracker Working Group

PSD9: 9th International Conference on Position Sensitive Detectors


Wednesday 14 September 2011, Aberystwyth University

Outline


1. Introduction to NA62 and GigaTracker
2. ASIC Demonstrator description
 1. Requirements
 2. Architecture: sensor assembly, cooling, electronics
 3. Pixel electronics: On-pixel TDC vs End-of-Column TDC

Conclusions


Introduction to NA62 and GigaTracker




- Fixed target experiment CERN SPS
 - 400 GeV/c p^+ incident on target
 - 75 \pm 0.8 GeV/c particles selected at entrance to decay line
 - Decay in vacuum tube instrumented with various detectors
- Aims to measure \sim 80 -100 events over 2 years of run time
- Very rare decay: Branching fraction very small, Massive background rejection required



Introduction to NA62 and GigaTracker



- Trajectory
 - Momentum
 - Angle
- Time
 - correlate hits with RICH
 - reduce combinatorics
 - 200 ps per station




- Detector area beam profile
- highly non-uniform intensity distribution
 - 2 rows of 5 readout chips

800MHz ≤ Total Rate Seen by
GTK ≤ 1GHz

ASIC Demonstrator description

Beam Rate	800MHz →1GHz
Mean Hit Rate/Pixel	140kHz (center)
Radiation environment	$10^{14} \text{n cm}^2 \text{ yr}^{-1}$
Lifetime	~1yr
# stations	3
Detector area	60mm x 27mm
Pixel size	300 μm x 300 μm
Pixels/station	18000
Readout chip/station	10
Sensor technology	p-in-n
Readout	Untriggered
Efficiency	$\geq 99\%$
Material Budget	$\leq 0.5\% X_0$ ($\leq 500\mu\text{m Si}$)
ROC Characteristics	130nm CMOS, Thickness ~100 μm
Sensor Characteristics	Thickness ~200 μm
Dynamic range	~(6ke ⁻ → 60ke ⁻), ~(1fC → 10fC)
Q_{MP}	2.4fC
Time resolution/station	$\leq 200\text{ps(RMS)}$



Géant4 Simulation

- charge release mechanism is stochastic
- Landau distr. $Q_{\text{most probable}} = 2.4 \text{ fC}$

Dissipated power perchip ~2 W/cm²

Main challenges:

- Time resolution: 200 ps (rms)/station
- On-pixel fast analog pulse shaping (~4 ns peaking time)
- Max data rate per chip: up to 6 Gbit/s



ASIC Demonstrator description

Architecture: assembly, cooling, electronics

ASSEMBLY

COOLING

ELECTRONICS




standard p-in-n sensors
200 μm sensor wafers thick

ASIC Demonstrator description

Architecture: assembly, cooling, electronics

ASSEMBLY



COOLING

100 running days per year ($\sim 2 \times 10^{14}$ ($1 \text{ MeV } n_{\text{eq}}/\text{cm}^2$) \sim expected in inner layers of the LHC trackers during 10 years of operation)


Efficient cooling to keep radiation induced leakage current at acceptable value \rightarrow
 $T_{\text{operating sensor}} < 5 \text{ }^\circ\text{C}$

Dissipated power by read-out chips is $\sim 2 \text{ W/cm}^2$ ($\sim 32 \text{ W}$ per station)

Low material budget ($\sim 0.15\% X_0$) in the beam region

Cooling options **under study**:
• convective cooling in a vessel
• micro-channel cooling

ELECTRONICS



standard p-in-n sensors
200 μm sensor wafers thick


ASIC Demonstator description

Architecture: assembly, cooling, electronics

ASSEMBLY

COOLING

ELECTRONICS




100 running days per year ($\sim 2 \times 10^{14}$ ($1 \text{ MeV } n_{\text{eq}}/\text{cm}^2$) \sim expected in inner layers of the LHC trackers during 10 years of operation)

Efficient cooling to keep radiation induced leakage current at acceptable value \rightarrow
 $T_{\text{operating sensor}} < 5 \text{ }^\circ\text{C}$

Dissipated power by read-out chips is $\sim 2 \text{ W/cm}^2$ ($\sim 32 \text{ W}$ per station)


Low material budget ($\sim 0.15\% X_0$) in the beam region

Cooling options **under study**:
 • convective cooling in a vessel
 • micro-channel cooling




standard p-in-n sensors
 200 μm sensor wafers thick

Very high time accuracy, two approaches evaluated



CONSTANT FRACTION DISCRIMINATOR
 Single time measurement without time-walk



TIME OVER THRESHOLD
 time-walk correction algorithm based on the signal time over threshold (pulse width)

ASIC Demonstator description

Pixel electronics

On-pixel TDC



CFD filter + on-pixel TDC based on TAC

- maximize signal processing on the pixel cell (including TDC) and distribute clock to the pixel matrix (digital noise)
- minimize complexity of end of column logic (no need to propagate the comparator signal outside the pixel)
- must be designed to be radiation-tolerant (total dose and SEU aspects), due to the high radiation dose received in the pixel area

End-of-Column TDC

ToT + DLL TDC shared among group of pixels


- use high precision digital TDC in the end of column, shared by a group of pixels
- minimize on-pixel processing for minimum noise
- pixel comparator signals should be propagated to the chip periphery (communication of ultra-fast signal in column transmission lines)



ASIC Demonstator description



Pixel electronics

On-pixel TDC: prototype measured with the proposed architecture



Pixel Cell Schematic

Schematic of the pixel TDC based on a Wilkinson time-to-digital-converter



Constant Fraction Discriminator measurements

Dynamic Range	1-10fC
Area	154 μm x 74 μm
Jitter at 1MIP	90ps rms
Time-Walk resolution	75ps rms
Power consumption	900 μW

ASIC Demonstator description

Pixel electronics

On-pixel TDC: prototype has been re-designed and the CFD improved

On the base of the experience acquired from the CFD on silicon, a second CFD was studied.
Improve the time precision by making the CFD more robust to shape variations.

Smaller area by the delay line of the filter ($140\mu m \times 69\mu m$)

Trigger discriminator to enable the zero-crossing one (Increases the $P_{\text{consumption}} = 1.3mW$.)

While this architecture is not yet fabricated, simulations show good performances in correcting both time-walk and fluctuations induced by shape variations.

The simulations were performed using 200 input signals generated with Montecarlo for amplitude variations and shape variations coming from statistical fluctuations in the charge released along the sensor and to non-uniformity in the electrical field at the borders of it.




Process corner	RMS jitter @ 1MIP (ps)	Time resolution (ps rms)
Typical mean	65	29
+ 3σ	79	25
- 3σ	68	26

“Implementation of Constant-Fraction-Discriminators (CFD) in Sub-micron CMOS Technology” S. Garbolino et al.

To be presented at IEEE-NSS 2011, Valencia
Jitter is due to parasitic capacitors, reducing slope of the signal

ASIC Demonstator description

Pixel electronics




- Power = 120uA/pixel
 - Gain = 70mV/fC
 - 20 fF test charge injection
- Preamp: $C_F=14\text{fF}$ and $R_F=200\text{k}\Omega$
- TXpre-emphasis, $P=100\text{uA}$




320MHz clock, 32 starved delay cells
→97 ps time bin.

ASIC Demonstator description

Pixel electronics




- TDC



End-of-Column TDC

TDC jitter estimated to be better than 10 ps (RMS)



$\mu_{\text{Gain}}=72\text{mV/fC}$, $\sigma_{\text{Gain}}=1.5\text{mV/fC}$
 $\text{noise}_{\text{NoSensor}}=130\text{ e}$
 $\text{noise}_{\text{Sensor}}=180\text{ e}$ (Consistent with $C_{\text{det}}\ 250\text{ fF}$)


Electrical charge injection. No detector $T_1=40\text{ ps}$ RMS at 2.4 fC

Laser Charge Injection. Detector biased at 300V. $T_1=70\text{ ps}$ RMS at 2.4 fC

Good jitter performance over full range of interest


ASIC Demonstator description

Pixel electronics




End-of-Column TDC

- HPTDC used for all external measurements (25 ps time binning)
- Consistently better than 200 ps



Time resolution dependence on sensor V_{bias}



Conclusions

- 2 options have been evaluated with 2 different prototypes:
 - CFD simulation shows the possibility of time resolution below 50ps
 - ToT time resolution measured in beam test consistently lower than 200ps
- Another **CFD** prototype is being fabricated to study **lower time resolution architecture**
- ToT architecture has shown a more robust behaviour and has been chosen to be included in the GTK system, and a full circuit is being developed