

# Software and Firmware Co-development using High-level Synthesis

TWEPP, SEPT 2016

<u>Nikhil Pratap Ghanathe</u>\* Dr. Herman Lam\* Dr. Alan D George\* Dr. Darin Acosta\*\* Dr. Ivan Furic\*\* Alexander Madorsky\*\*

\* NSF Center for High-Performance Reconfigurable Computing (CHREC)

\*\* The Institute for High Energy Physics and Astrophysics (IHEPA), supported by Fermi National Lab





Muon Track-Finder Layer

Overlap

Global Muon Trigger Barrel

**EMUTF** 

UNIVERSIT

Endcap



Calo Trigger Layer 1

Calo Trigger Layer 2

Global Trigger



### Sector Processor: Track-finder Algorithm



Best tracks coordinates and Pt





### Code development

- Current version of code developed by UF team
- Verilog implementation took years

### Maintenance

- CMS upgrades hardware/algorithm at regular intervals
- Code & development complexity rapidly increasing
   Lack of flexibility, lengthy development time

## Verification

C++ code written manually and painfully made to be consistent with Verilog

Important for scientists to verify code in C++ (not Verilog)

C++ code becoming inconsistent with added (Verilog) code complexity





## **Goals and Challenges**

## Goal:

Explore use of high-level synthesis languages and tools for next-generation CMS code for

- Parallel development of firmware and C++ model
  - Single source code
- CMSSW compatibility (g++ compatibility)
- Increase flexibility in code development
  - Decrease in development time
- Consistent high-level (C++) verification





### **Tool Requirements**

- □ Tight latency control and optimal resource usage
- g++ compatibility for future inclusion into CMSSW
- □ Good C++ code performance

## Tool exploration and selection

Explored OpenCL, Vivado HLS, BlueSpec

## Rationale for Vivado HLS

- Directives-driven, architecture-aware compiler with best possible QoR
  - Mature support for Xilinx
- C/RTL co-simulation
- Easy integration into RTL-based design flow
- Compatibility with g++ compiler



## Vivado HLS Design Flow



#### Vivado HLS Design Flow



UNIVERSITY

F



# **HLS Productivity**







### Productivity: Parallel Execution for Latency Control

### Challenge: Parallel execution of "for" loop Optimization: Loop Unrolling



- Multiple iterations executing in parallel instead of sequential execution
  - Latency improvement
  - HLS automatically synchronizes multiple iterations





### Productivity: Solving Memory Contention

### Challenge: Memory contention (parallel access to LUTs) Optimization: Array Partitioning



- Memory contention resolved
  - Numerous accesses to LUT at the same instant
  - Latency minimized significantly
- "N" parallel access done in 1 clock cycle instead of N clock cycles





## Productivity: Flexibility-Instantiation of Multiple Identical modules

Challenge: Parallel execution and persistence

- Multiple instances of function executing in parallel
- Each instance has to have an array which is persistent

**Optimization: Object-oriented Approach** 







# **HLS Fine-grained Control**



2016-09-27 Nikhil Pratap Ghanathe





### Control: Emulation of "always" Block

Challenge: Emulate "always" block
Use while(1) loop to emulate
HLS infers no fanin/fanout

Optimization

Use While(en==1) loop
HLS ignorant of value of "en" signal

Manipulate HLS into synthesizing

- Manipulate HLS into synthesizing an "always" block
  - Demonstrates the amount of control user has on synthesized design



## **Control: Latency Control**

# **Challenge:** Undesired FSM extracted for purely combinational design

□ HLS establishes false dependencies; hence latency=3 clock cycles

### **Optimization: Array Reshaping**

HLS treats all operations as one and latency =0 clock cycles

#### #pragma HLS ARRAY\_RESHAPE variable=ph\_zone complete dim=0

ph\_zone[0][2] = 0;

if (phzvl[2][0] & 0x1) ph\_zone[0][2](1, 1+ph\_hit\_w20-1) = ph\_zone[0][2](1, 1+ph\_hit\_w20-1) | ph\_hit[2][0]; if (phzvl[2][1] & 0x1) ph\_zone[0][2](39, 39+ph\_hit\_w20-1) =ph\_zone[0][2](39, 39+ph\_hit\_w20-1) | ph\_hit[2][1]; if (phzvl[2][2] & 0x1) ph\_zone[0][2](76, 76+ph\_hit\_w20-1) =ph\_zone[0][2](76, 76+ph\_hit\_w20-1) | ph\_hit[2][2];



- Control how HLS treats a set of operations
  - Control RTL level constructs from HLS level
  - Latency minimized from 3 clock cycles to 0 clock cycles



## **Control: Scheduling of Functions**

Challenge: Save 1 clock cycle from Sorter module

**Optimization: Inline &Latency Directive, Code structure manipulation** 

□ HLS tries to fit everything into 1 clock cycle

Challenge: Critical path delay > Clock period

#### **Optimization: Explicit Pipelining**







## **Resource Usage Statistics**

Module Name	HLS (% of LUTs)	Verilog (% of LUTs)
Primitive Converter	12%	6%
Zone Image Formation	1%	1%
Zone hit Extender	1%	1%
Phi-Pattern Detector	11%	16%
Sorter	3%	3%
Co-ordinate Delay	<mark>0</mark> (uses 1%FFs)	2%
Patterns to primitive matching	10%	16%
Delta phi and theta calculation	2%	2%

### **HLS resource Usage <= Verilog Resource Usage**





### Goal: Automation

### Compile HLS code in C++ using 'g++' compiler

uint16 hstrip, uint8 clctpat, uint24 \*ph, uint16 \*th,

### Arbitrary precision data-types a challenge

- C-based arbitrary precision data-types not supported by standard C compilers (gcc)
- Does not reflect bit-accurate behaviour of the code
- Vivado HLS uses own-built 'apcc' compiler for C-designs

### Solution: C++ based design

 C++ uses arbitrary precision data-types defined in SystemC standard







## **Performance Benchmarking**

#### Primitive Converter module benchmarked on CMSSW

- HLS (for functional simulation) slower by factor of 2 relative to manually-written C++ code
- Tolerable factor, hence a good result (preliminary result)





#### **Manually-written C++**

**HLS code** 

\*CMSSW - (CMS-Software)





## **Summary and Conclusions**

### Progress:

- Translated and verified all modules of the EMUTF using HLS
- Successfully tested "Primitive Converter" and "Zone image formation module" on Virtex-7 FPGA for 1000 track stubs
  - Hardware output of HLS generated code matches output of baseline Verilog impl.

### **Conclusions:**



Best tracks coordinates and Pt

- Performance and latency constraints met for all modules
  - Sorter module re-worked to save 1 clock cycle of CSC Track-finder
- Resource usage comparable
  - Observed to be better than Verilog impl. for majority of cases
- Compatibility in CMSSW environment for verification in C++
- Lessons learned
  - HLS optimization techniques documented for future use



# **THANK YOU**

## **Questions?**

2016-09-27 Nikhil Pratap Ghanathe



