

# Testing of hybrid circuits for the CMS Tracker Upgrade of front-end electronics

<u>T. Gadek<sup>1</sup></u>, G. Blanchot<sup>1</sup>, A. Honma<sup>1</sup>, M. Kovacs<sup>1</sup>, M. Raymond<sup>2</sup>, P. Rose<sup>1</sup>

Abstract

<sup>1</sup>CERN, Route de Meyrin, CH-1211 Geneva 23, Switzerland, <sup>2</sup>Blackett Laboratory, Imperial College, London, SW7 2AZ, United Kingdom


Contact info: tomasz.gadek@cern.ch georges.blanchot@cern.ch

mark.istvan.kovacs@cern.ch

The upgrade of the CMS tracker for the HL-LHC requires the design of new double-sensor, front-end modules, which implement L1 trigger functionality in the increased luminosity environment. Each of these new modules will contain two different, high density front-end hybrid circuits, equipped with flip-chip ASICs, auxiliary electronic components and mechanical structures. The hybrids have to be functionally tested, before they are assembled into modules. Test methods are proposed together with their corresponding testing hardware and software. They feature functional tests and signal injection in cold environment aiming at finding the possible failures of the hybrids under real operating conditions.

## Introduction

Current plans for the future CMS Tracker layout assume the use of more than 14,000 tracking modules. In total over 28,000 front-end hybrids of ten different variations will be produced. To ensure a high yield of fully functioning modules, the hybrids must be tested before they are used for the assembly. Testing should allow tracking of all possible failures affecting hybrids performance.



To achieve these goals, the testability of stand-alone hybrids became an important factor. This brings several constraints on the circuits and front-end ASICs designs. One should try to: include control features within the ASICs, provide a functionality of front-end channels internal stimulation, add a quick way of interfacing the hybrid and implement test features directly in the PCB. These properties simplify thorough testing of sensorless hybrid circuits prior to the module assembly.

*Figure: A photo of the 2CBC2 hybrid* ough testing of sensorless hybrid circuits prior to the module assembly.

Proposed testing procedures were created based on functionalities implemented in the CMS Binary Chip (*CBC2*). Two platforms hosting the mentioned chip, shown in the photos, were used during the development stage. Another hybrid being produced (later referred to as *PS prototype hybrid*) contains known failures and will be used as a validation platform. Details in the poster: '*HDI flexible front-end hybrid prototype for the PS module of the CMS tracker upgrade*' by M. Kovacs et al.

#### **Detection of mutual interconnections between FE ASIC input channels**

This method is meant to detect shorts between input channels, which due to the fine pitch of traces and use of the flip-chip technology cannot be visually inspected. Inner test pulse generator is used as a signal source in this case. If two channels are shorted, while injecting a pulse into one of them, the other one will show similar activity thus can be identified by the algorithm. This method has been validated on many hybrids with very accurate results.





Figure: CBC2 signal path with shorted channels 253 and 252




## **Testing scheme and setup**

Functional tests foreseen for the hybrid qualification consist of:

- electric current consumption monitoring,
- validation of ASICs configurability by performing write and read operations on their registers,
- input channels testing, which includes:
  - a full calibration of all input channels present in the hybrid,
  - a test of wire bond pads to ASIC connectivity,
  - a diagnosis of channels mutual interconnection performed to detect shorts between them.

The testing routine will be performed at room and low temperature by cooling the hybrids directly via their thermal contacts. The low temperature testing is intended to be representative of the tracker operating conditions. A setup was designed to keep the tested hybrid in a controlled dry air environment while cooling it with two Peltier modules.



Most common failures appearing in the assembled 8CBC2 hybrids are shorts between bumps under the ASICs. The main concern are shorts between input channels as they directly affect tracking quality of the module and are difficult to spot.




Figure: A cross-section sketch of a folded 8CBC2 hybrid with shorted bumps

Other shorts than these ones are easier to detect. A short between data lines results in a non-sense read out, whereas a short between power lines causes extensive current drain.




Figure: An explanatory sketch of an unfolded 8CBC2 hybrid components

**Example B** 

Outcome of the algorithm run on an 8CBC2 hybrid:


Shorted channels searching procedure Sides: Front - 0 Back - 1 (Channel numbering starts from 0)

Side | Channel\_ID | Group\_ID | Shorted\_With\_Group\_ID

X-ray image of mentioned chip revealed the source of the short, which in this case was an interconnection between bumps of input channels under the ASIC.

Figure: A microscope image of the short between pads on the


silicon sensor detected by the algorithm



new segmented antenna board is controllable from a PC via the USB interface. Another possibility of implementation of this method is a direct integration of the antenna in the hybrid. PS prototype hybrid will host this feature.

**Example A** 

Front Pad Channels



The figure on the left hand side was an output of a segmented antenna test done on the 2CBC2 hybrid. It shows occupancy histograms zoomed at 21 front channels. Channels 0 and 1 show marginal activity while the signal is being injected to the wire bond pads. This suggests that the mentioned channels might be disconnected from their corresponding pads on the hybrid.




Figure: Picture of a setup with two segmented antenna boards for 2CBC2 hybrid testing




Figure: Picture of a setup with two segmented antenna boards for 8CBC2 hybrid testing small short caused by a scratch on the sensor wire bond pads. This type of short would be hard to discover by a visual inspection.

#### **Future development**

There is one more test foreseen during hybrid testing routine. It involves the measurement of voltage drop along the hybrid meant to verify the quality of powering of mounted ASICs. Next steps of the development assume automatization of the testing setup and further verification of proposed testing methods. As a final step a common database needs to be created which is supposed to hold all of the testing results of each produced circuit.

## Conclusions

This study was conducted with a view to the development of a common protocol for hybrid circuits testing. The presented scheme and methods are meant to be used during the prototyping and production phase of the front-end electronics for the CMS Tracker upgrade. Principles of operation of proposed test methods are well defined and already implemented. The algorithms together with the corresponding hardware still have to be fully evaluated. In parallel to that, a cold testing setup is being developed which aims at re-creating temperature conditions of the new CMS Tracker.