

Motivation & Status


The purpose of the TMRG toolset is to automatize the process of triplicating digital circuits.

The tool:


- * is compatible with ASIC design flow used in the HEP (Verilog-95 RTL, Cadence tools)
- * does not constrain user's coding style (the source Verilog should be synthesizable)
- * allows to obtain various flavors of TMR (registers only, full triplication, logic triplication)
- * assists in the physical implementation stage (synthesis, P&R)
- * assists the designer in the verification process (generation of SEE)
- * can be run in a batch mode (fully automatic flow)

Project started: March 2015

- * Project size: >13000 lines of code
- * Documentation size: 60 pages (pdf)
- * Projects actively using TMRG (GBLD10+, LDQ10, VLAD, DRAD, lpGBTX, ePLL-CDR)
- * User base: ~5 designers
- * Open source, hosted in CERN svn repository <https://svnweb.cern.ch/cern/wsvn/tmrg> (400+ revisions):



TMRG Digital Design Flow



process
 artefact
 tmrg



TMRG Toolset:

- tmrg** - triplicates the Verilog code and generates synthesis constraints (for the Design Compiler)
- tbg** - generates generic test bench template (with/without TMR, SEE injection, post synthesis, post PNR)
- plag** - generates placement directives (for Encounter)
- seeg** - generates Single Event Effects stimulus to be used for transient simulations


Constraining the design

* designer decides which blocks and signals are to be triplicated by using TMRG directives (placed in Verilog code, configuration file, or command line argument)

```
// tmrg default [triplicate|do_not_triplicate]
// tmrg triplicate netName
// tmrg do_not_triplicate netName
```


* TMRG automatizes "conversion" between triplicated and not triplicated signals:

- if non triplicated signal is connected to a triplicated signal a passive fanout is added
- if a triplicated signal is connected to a non triplicated signal a majority voter is added




```
module comb (
  input in,
  output out
);
  wire combLogic;
  assign combLogic = ~in;
  assign out = combLogic;
endmodule
```

the same Verilog RTL
 different TMRG constraints



Triplicating Finite State Machine



To generate full TMR (3 interconnected majority voters) a net declaration with a specific name (**Voted** postfix) has to be used:

```
module fsm (
  input in,
  output out,
  input clk);
  reg state;
  reg stateNext;
  assign out=state;

  always @(posedge clk)
    stateNext = stateNext;



  always @(state or in)
    stateNext = in ^ state;
endmodule

// tmrg default do_not_triplicate
// tmrg triplicate state
// tmrg triplicate clk


// tmrg default do_not_triplicate
// tmrg triplicate state

always @(posedge clk)
  stateNextVoted = stateNext;

always @(state or in)
  stateNext = in ^ state;
endmodule
```



SEU / SET Generator (seeg)



The designer should verify that the design is immune to SEE. SEEG tool streamlines the verification process by generating a verilog file containing several verilog tasks, which can toggle nets (to simulate SET) or toggle flip-flops state (to simulate SEU).

Placement Generator (plag)

