

PROTOTYPE READOUT ELECTRONICS FOR THE UPGRADED ALICE INNER TRACKING SYSTEM



K. M. Sielewicz^{1,2}, G. Aglieri Rinella¹, M. Bonora^{1,3}, J. Ferencej⁷, P. Giubilato¹, M. J. Rossewicz⁵, J. Schambach⁴, T. Vanat^{6,7}

On behalf of the ALICE Collaboration

¹CERN, Geneva, Switzerland ²Warsaw University of Technology, The Institute of Electronic Systems, Poland ³University of Salzburg, Austria ⁴The University of Texas at Austin, Department of Physics, USA

⁵Utrecht University, Department of Physics, Netherlands ⁶Czech Technical University in Prague, Department of Digital Design, Czech Republic

⁷Nuclear Physics Institute of the Czech Academy of Sciences, Department of Nuclear Spectroscopy, Rez, Czech Republic

ALICE

INTRODUCTION

ALICE (A Large Ion Collider Experiment) is an experiment designed to study the properties of the Quark-Gluon Plasma (QGP) using proton-proton, proton-nucleus and nucleus-nucleus collisions at the CERN Large Hadron Collider.

The ALICE Collaboration is preparing a major upgrade of the experimental apparatus, planned for installation in the second LHC shutdown in the years 2018-2020. A key element of the ALICE upgrade is the construction of a new, ultra-light, high-resolution, 7-layers Inner Tracking System (ITS) [1]. Its main functions are tracking charged particles in a magnetic field for momentum measurements and the reconstruction of the primary and secondary interaction vertices. The ITS is the most innermost barrel detector of the ALICE apparatus surrounding the interaction point.

PIXEL SENSORS, MODULES AND STAVES

Pixel sensor:


- 0.18 μm CMOS Monolithic Active Pixel Sensor
- 30 mm \times 15 mm, thinned down to 50 μm
- low power
- high-speed digital, differential output interface

Inner Barrel module:

- 9 pixel chips per module (physical length 30 cm)
- shared clock and control signals, 9 independent high-speed output data lines running at 1.2 Gbps


Middle and Outer Barrel modules:

- each stave is made up of modules (one module consists of 7 pixel chips in 2 rows with one master chip per row)
- 8 modules per Middle Layer Stave (physical length 80 cm)
- 14 modules per Outer Layer Stave (physical length 150 cm)
- clock and control signals shared by modules, 16 or 28 independent data outputs running at 400 Mbps



READOUT SYSTEM ARCHITECTURE

The ITS Readout System is composed of 192 electronic boards (Readout Units) located 5 m from the detector. They configure and control the pixel chips, receive and assemble data and manage power units. Each Readout Unit and Power Unit are connected to one detector's stave. The data are read out via 3816 differential high-speed lines. These are made of segments of microstrip lines on the FPCs and of micro-twinax cables from the FPC edges to the readout system. Clock signals are distributed via 624 similar lines. Pixel chips are controlled and monitored via 624 bidirectional buses. The readout system interfaces with ALICE Online and Offline Computing System [2] via 192 bidirectional optical control links and data are sent out for further processing and storage by 576 optical links (GBT).



THE ITS PROTOTYPE READOUT UNIT

The Prototype Readout Unit (ITS_RUv0a) was designed to address many different R&D activities regarding the ITS Readout System development. The basic prototyping platform has been used by many scientists at CERN and in the USA, the Netherlands and the Czech Republic for almost one year. Due to its versatile architecture, it allows for testing and verification of the interface between sensor modules and readout electronics, signal integrity and data transfer reliability over 5 m long twinax cables, the interface to the power units and to the ALICE O² Computing System and the triggering capabilities. It is also utilized during beam tests where the FPGA's operation is evaluated and methods for mitigating radiation effects are developed and characterized.

The Prototype Readout Unit is the basic prototyping platform that has been used to develop the Readout System for the Upgraded ALICE Inner Tracking System for almost one year.

Xilinx Kintex-7 325T is utilized to receive data from the pixel sensor, to send it out for further processing and to evaluate its operation in the radiation environment

Unconnected transceivers and clock inputs can be accessed from outside to enable more flexibility while developing firmware

Many termination topologies enable studying different connection schemes with the IL/ML/OL modules

Controllable power supply powers the chip module and monitors its power consumption


The Cypress FX3 controller provides USB 3.0 communication with a PC

FPGA can be configured using JTAG, Flash memory or GBT-SCA to enable many different R&D activities (normal operation, FPGA scrubbing etc.)

Connection to the ITS Power Unit is added to test communication with it and operability

To provide a versatile clocking scheme the Prototype Readout Unit can operate using a local 160 MHz clock, a machine 40 MHz clock received from the GBTx chip and a clock received from outside

Communication between GBTx and GBTx-FPGA was tested using GBTx-FMC board [5] inserted to the FMC slot and an optical SFP module



The ITS_RUv0a – the custom prototype readout board with Xilinx Kintex-7 XC7K325T-2FFG900 FPGA


RADIATION SUSCEPTIBILITY TESTING

The prototype readout unit was used as a platform for radiation susceptibility testing. Both the Xilinx Kintex-7 325T FPGA and the GBTx chip were irradiated. The irradiation experiments were conducted at the isochronous cyclotron [3] located at the Nuclear Physics Institute of the Academy of Sciences of the Czech Republic in Řež near Prague. The machine provides a proton beam with an energy range from 6 to 37 MeV. The equivalent proton flux ranges from 10⁴ to 10¹⁴ cm⁻² · s⁻¹, over a uniform area of about 2.5 × 2.5 cm².

During the irradiation campaign:

- FPGA's CRAM cross-section was measured to be 4.02 · 10⁻¹⁵ cm² · bit⁻¹
- Operation of the Xilinx Soft Error Mitigation IP (SEM IP) was investigated
- Mitigation techniques of radiation effects were studied and characterized

Before applying the mitigation technique, the structure to be protected must be studied to find the most appropriate method to implement.



A diagram of the logic testing firmware

The logic testing firmware consists of test structures called lanes. In each lane there is a pattern generator, a logic test structure, a pattern checker and a discriminator. The pattern generator generates 6-bit test vectors (from 0 to 63). The logic test structure (STEP) is replicated 64 times, forming an array that shifts the test vectors. It is built from a LUT hard-coded transfer function (combinatorial logic) and an output register. It is possible to multiply either the combinatorial logic, output register or both. Depending on the selected multiplication level, the firmware was compiled with 256, 160, 128 or 64 lanes. The pattern checker compares the output from the array of logic test structures with the output from the pattern generator. If a discrepancy is found, an error pulse is generated and an error counter is incremented. The values stored in the error counters are read out over the USB 3.0 interface for further analysis.

Results obtained in the beam test and the fault injection test are comparable. If a voter's physical cross-section is higher than the cross-section of the protected circuit, then a decrease of radiation susceptibility can be observed. Triplication of the combinatorial logic circuit lowers down the test structure's cross-section at the expense of utilization of larger amount of device resources.

	Fluence [p/cm ²]	Lanes	Faulty lanes		STEP cross-section σ [cm ² /STEP]	Error δσ [cm ² /STEP]
			Mean	Std. dev.		
Fault injection test						
Nothing triplicated	0.74 · 10 ⁷	256	19.96	4.33	13.0 · 10 ⁻¹³	3.36 · 10 ⁻¹⁴
STEP output registers triplicated	0.74 · 10 ⁷	160	17.64	5.42	19.6 · 10 ⁻¹³	6.38 · 10 ⁻¹⁴
Combinatorial logic triplicated	0.74 · 10 ⁷	128	5.46	2.28	7.11 · 10 ⁻¹³	3.30 · 10 ⁻¹⁴
Both triplicated	0.74 · 10 ⁷	64	1.71	1.18	6.75 · 10 ⁻¹³	3.34 · 10 ⁻¹⁴
Beam test						
Nothing triplicated	0.74 · 10 ⁷	256	12.71	3.76	8.74 · 10 ⁻¹³	3.28 · 10 ⁻¹⁴
STEP output registers triplicated	0.74 · 10 ⁷	160	11.74	3.13	12.9 · 10 ⁻¹³	4.73 · 10 ⁻¹⁴
Combinatorial logic triplicated	0.74 · 10 ⁷	128	2.63	1.83	3.62 · 10 ⁻¹³	3.48 · 10 ⁻¹⁴
Both triplicated	0.74 · 10 ⁷	64	1.07	1.00	2.94 · 10 ⁻¹³	4.14 · 10 ⁻¹⁴

Comparison of the cross-sections obtained from the beam test and the fault injection test

REFERENCES

- [1] The ALICE Collaboration. Technical Design Report for the Upgrade of the ALICE Inner Tracking System. In J.Phys. G41 (2014) 087002 [CERN-LHCC-2013-024. ALICE-TDR-017].
- [2] Buncic, P and Krzewicki, M and Vande Vyvre, P. Technical Design Report for the Upgrade of the Online-Offline Computing System. CERN, Geneva [CERN-LHCC-2015-006. ALICE-TDR-019].
- [3] NPI Řež, Department of Accelerators, "Web Site." [Online]. Available: <http://accs.ujf.cas.cz/>
- [4] M. Berg. "Field Programmable Gate Array (FPGA) Single Effect (SEE) Radiation Testing", MEI Technologies in support of NASA / Goddard Space Center
- [5] J. Schambach et al., ALICE Inner Tracking System Readout Electronics Prototype Testing with the CERN "Giga Bit Transceiver", TWEPP2016