# Rad-hard DCDC converters for HL-LHC experiment's tracker modules power distribution

<u>G. Ripamonti</u>, G. Meuli (CERN-EPFL) S. Michelis, F. Faccio, G. Blanchot (CERN) R. Rizzolatti, S. Saggini (Università di Udine) P. Buccella, A. Koukab, M. Kayal (EPFL)

TWEPP, 30 September 2016

#### The rad-hard DC/DC converters ASICs for LHC experiments upgrade

# $\begin{array}{l} \text{5-12 V to 0.6-5 V} \\ \text{Iout} \leq 4 \text{ A} \end{array}$



ASICs and modules in production

30,000 ASICs and 20,000 modules are being provided to the experiments "upgraded FEAST": increased displacement damage tolerance for tracker applications

A fully functional prototype is already existing

#### The rad-hard DC/DC converters ASICs for LHC experiments upgrade

#### 5-12 V to 0.6-5 V Iout $\leq$ 4 A



2-2.5 V to 0.6-1.5 V $Iout \leq 3 \text{ A}$ 

### DCDC2S

ASICs and modules in production

30,000 ASICs and 20,000 modules are being provided to the experiments "upgraded FEAST": increased displacement damage tolerance for tracker applications

A fully functional prototype is already existing First prototype almost ready for testing

#### The rad-hard DC/DC converters ASICs for LHC experiments upgrade

### 5-12 V to 0.6-5 V Iout $\leq$ 4 A



2-2.5 V to 0.6-1.5 V $Iout \leq 3 \text{ A}$ 



ASICs and modules in production


FEAST2


30,000 ASICs and 20,000 modules are being provided to the experiments "upgraded FEAST": increased displacement damage tolerance for tracker applications

A fully functional prototype is already existing First prototype almost ready for testing

Efficient power distribution and material budget minimization in HL-LHC trackers require new DC/DC converters. Custom integration needed!


#### ATLAS ITK






2

**upFEAST** is the result of the migration of FEAST2 design into a 'sister' technology (0.35  $\mu$ m) that can stand much higher fluence



Displacement damage tolerance  $< 5 \cdot 10^{14} \text{ n/cm}^2$ 

Displacement damage tolerance  $> 5 \cdot 10^{15} \text{ n/cm}^2$ 




Test chip with the critical blocks for DD hardness (bandgap, linear regulator) DD: 5.10<sup>15</sup> n/cm<sup>2</sup>


 $\checkmark$ 

upFEAST: Substrate noise issues (different buried layers compared to the previous technology) upFEAST2: 800 μm introduced between power transistors and control + backthinning for lower substrate noise coupling

#### upFEAST2 pre-irradiation behavior





#### upFEAST2 pre-irradiation behavior




#### upFEAST2 pre-irradiation behavior: Efficiency

Efficiency for Vout=2.6V






L = 197 nHCu equivalent volume: 7.1 mm<sup>3</sup>




Efficiency with TID is degraded mainly because of the leakage current in power NMOS, which is independent from the load


Lower degradation at higher power, lower dose rate, higher temperature



Efficiency with TID is degraded mainly because of the leakage current in power NMOS, which is independent from the load


## Lower degradation at higher power, lower dose rate, higher temperature






**SEE tests** using heavy ions (CRC facility in Leuvain-la-Neuve) up to a LET of  $50 \frac{MeVcm^2}{mg}$  have evidenced no reset or destructive event

Only transients at the output ( $\approx 10 \ \mu s$ ) have been recorded



#### Final considerations on upFEAST2




A fully functional prototype has been designed, showing satisfactory TID and SEE tolerance

Displacement damage tests are ongoing


Minor issues are currently being faced for the next, and hopefully final, iteration

Still, the details of the integration in the modules are not known: possibly, some customizations will be needed


#### Power distribution scheme in CMS PS module





|                                  | Input voltage  | $2.0 \text{ V} \div 2.5 \text{ V}$                            |  |  |  |
|----------------------------------|--|---|--|--|--|
|                                  | Output voltage   | 0.6 V ÷ 1.5 V   |  |  |  |
|                                  | Output current   | ≤ 3 A   |  |  |  |
|                                  | Switching frequency  | $\geq$ 4 MHz  |  |  |  |
|                                  | Inductor value   | < 150 nH  |  |  |  |
| DCDC2S                           | External components  | Only <i>C<sub>in</sub></i> , <i>C<sub>out</sub>, <i>L</i></i> |  |  |  |
| ≈10 V upFEAST 2.5 V DCDC2S 1.2 V | Assembly   | C4 bump bonding   |  |  |  |
| 2.5 V                            | Radiation Tolerance  |   |  |  |  |
|                                  | Total Ionizing Dose  | < 150 Mrad  |  |  |  |
|                                  | Displacement Damage  | $> 4.10^{15} \text{ n/cm}^2$                                  |  |  |  |
|                                  | SEEs: absence of destructive<br>events and output power<br>interruptions | > 40 MeV·cm²/mg   |  |  |  |




#### DCDC2S: what the technology offers










Penalty in efficiency


#### Efficiency simulations: DCDC2S using 2.5 V-rated MOSFETs



The inductance values are taken from the Coilcraft midi series (<u>http://www.coilcraft.com/midi.cfm</u>).



Just an example, since the inductor shape should be toroidal.



2.78 mm

First prototype featuring I/O transistors rated 2.5 V

Submitted in May, 2016 (special thanks to VeloPix)

ASIC received and bumps deposited Assembly is ongoing

A collaboration with EPFL is ongoing to investigate the optimum floorplan for minimum substrate noise

2.13 mm

Control **High-Side Switch** 350 µm Low-Side Switch

500 µm

2.78 mm

First prototype featuring I/O transistors rated 2.5 V

Submitted in May, 2016 (special thanks to VeloPix)

ASIC received and bumps deposited Assembly is ongoing

A collaboration with EPFL is ongoing to investigate the optimum floorplan for minimum substrate noise

2.13 mm

New prototype in development using I/O transistors rated 3.3 V



Larger input voltage range for the converter

Tolerance to spikes on Vin


Faster turning on and off of the power transistors possible: improved efficiency



Increased Ron

Radiation tolerance?

#### Efficiency simulations: DCDC2S using 3.3 V-rated MOSFETs




Improved efficiency compared to the previous prototype

#### Summary

New highly radiation-tolerant DC/DC converters are being designed for an efficient power distribution in HL-LHC experiments





A functional and sufficiently rad-hard prototype of the **upFEAST** family is already existing

Some minor issues are being addressed in the next iteration

| COLUMN TWO IS NOT  | and the second sec |                          | Co. Jointe J                             | Hard and the second | THE REAL PROPERTY AND INCOME. | The second second second |     |
|--|--|--------------------------|--|---------------------|-------------------------------|--------------------------|-----|
|  |  | <b>密防运</b> [1]           | Berne I                                  | And I I I I I I     | 1 10                          |                          |     |
| 1  |  | an a state of the        | solito .                                 |                     |                               |                          |     |
|  | And strates  | mite atte                | II STATUTE                               | Aniet it unft       | Station .                     | in genen                 | 1   |
|  | anather states   |                          | - 10 M                                   |                     | C. Martine                    |                          |     |
|  |  |                          |  |                     | doments and                   |                          | 12  |
|  |  |                          |  | An one brand        | wert of the state of the      |                          |     |
| STATISTICS.  | THE OWNER OF THE   | IN STREET, DOI TO DE TOD | COME DIS                                 | DEPN                | RI (PIMI) PI                  | TAXABLE IN CO.           | 1   |
|  |  | S Bart Sammerte          | 101 1 10 10 10 10 10 10 10 10 10 10 10 1 |                     |                               |                          | 1   |
|  | THE OWNER OF THE   |                          | Arto il serti                            | 1 1 1 1             | THREE                         | COLUMN TO A COLUMN       |     |
| The second se  |  | -                        | R. H                                     | In the line .       | d de la faiste                |                          |     |
| A REAL PROPERTY AND A REAL |  |                          | CORONAL DESIGNATION                      |                     |                               |                          |     |
| An an a surface of   | States of Lines  | er yn grott big          | THE PERSON                               | ALL PROPERTY.       | Water Barnet                  | Contraction of U.S.      | -   |
|  | Audio S. Libras  | the second second        |  | thank think         | thread the all                | to the second to be      |     |
| 11 11 11   | TH THE   | nir niti n               |  | TT TT               | din tin                       | a attack the second      | θł. |
| THE REPORT OF THE R  | 10111111   | ne altrader              | n de la S                                | erre alterra        | inget deres                   | 1 中国 1 自然成小              | 14  |
|  | Edite Section 1  |                          |  |                     |                               |                          | 120 |
| NAME OF TAXABLE  | The second second  | 1911 1919                |  | THE R. LEWIS        |                               | The State                | THE |
| Charles Children The   | and the second state of Long   | to the strength of the   |  |                     |                               | ALC: NO DECISION         |     |


The first prototype of **DCDC2S** should be ready for testing at the end of October, 2016

A new prototype is being designed using 3.3 V-rated I/O transistors for more flexibility in input voltage range and tolerance to spikes in Vin

### Backup

**upFEAST** is the result of the migration of FEAST2 design into a 'sister' technology (0.35  $\mu$ m) that can stand much higher fluence


| Input voltage  | 5 V ÷ 12 V                   |                            |
|--|------------------------------|----------------------------|
| Output voltage   | 0.6 V ÷ 5 V                  |                            |
| Output current   | ≤ 4 A                        |                            |
| Maximum output power   | 10 W                         |                            |
| Inductor value   | 0.15 – 1.5 μΗ                | Major improvement compared |
| Programmable switching<br>frequency                                      | 1 – 3 MHz                    | FEAST2 (10x)               |
| Radiation Tolerance  |                              |                            |
| Total Ionizing Dose  | > 700 Mrad                   |                            |
| Displacement Damage  | $> 5.10^{15} \text{ n/cm}^2$ |                            |
| SEEs: absence of destructive<br>events and output power<br>interruptions | > 65 MeV·cm²/mg              |                            |







VS.










Behavior in Temperature Infind





#### Monitoring the on-chip temperature...

