

# Rad-hard DCDC converters for HL-LHC experiment's tracker modules power distribution

G. Ripamonti, G. Meuli (CERN-EPFL)  
S. Michelis, F. Faccio, G. Blanchot (CERN)  
R. Rizzolatti, S. Saggini (Università di Udine)  
P. Buccella, A. Koukab, M. Kayal (EPFL)

TWEPP, 30 September 2016

# The rad-hard DC/DC converters ASICs for LHC experiments upgrade

5-12 V to 0.6-5 V

$I_{out} \leq 4 \text{ A}$

FEAST2

upFEAST

ASICs and modules in  
production

30,000 ASICs and  
20,000 modules are  
being provided to the  
experiments

“upgraded FEAST”:  
increased displacement  
damage tolerance for  
tracker applications

A fully functional  
prototype is already  
existing

# The rad-hard DC/DC converters ASICs for LHC experiments upgrade

5-12 V to 0.6-5 V  
 $I_{out} \leq 4$  A

FEAST2

upFEAST

2-2.5 V to 0.6-1.5 V  
 $I_{out} \leq 3$  A

DCDC2S

ASICs and modules in  
production

30,000 ASICs and  
20,000 modules are  
being provided to the  
experiments

“upgraded FEAST”:  
increased displacement  
damage tolerance for  
tracker applications

A fully functional  
prototype is already  
existing

First prototype almost  
ready for testing

# The rad-hard DC/DC converters ASICs for LHC experiments upgrade

5-12 V to 0.6-5 V  
 $I_{out} \leq 4$  A

FEAST2

upFEAST

2-2.5 V to 0.6-1.5 V  
 $I_{out} \leq 3$  A

DCDC2S

ASICs and modules in  
production

30,000 ASICs and  
20,000 modules are  
being provided to the  
experiments



“upgraded FEAST”:  
increased displacement  
damage tolerance for  
tracker applications

A fully functional  
prototype is already  
existing



First prototype almost  
ready for testing

Efficient power distribution and material budget minimization in HL-LHC trackers require new DC/DC converters. Custom integration needed!

ATLAS ITK





CMS PS Module




**upFEAST** is the result of the migration of FEAST2 design into a ‘sister’ technology (0.35 μm) that can stand much higher fluence

FEAST2






upFEAST



Displacement damage tolerance  
 $< 5 \cdot 10^{14} \text{ n/cm}^2$

Displacement damage tolerance  
 $> 5 \cdot 10^{15} \text{ n/cm}^2$



Control  
Circuitry

800µm  
empty

Power  
MOSFETs

Test chip with the critical  
blocks for DD hardness  
(bandgap, linear regulator)

DD:  $5 \cdot 10^{15} \text{ n/cm}^2$




upFEAST:

Substrate noise issues  
(different buried layers compared  
to the previous technology)

upFEAST2:



800 µm introduced between  
power transistors and control  
+ backthinning for lower  
substrate noise coupling

# upFEAST2 pre-irradiation behavior





# upFEAST2 pre-irradiation behavior





The interconnections are critical  
to minimize  $\frac{dV_{dd}}{dI_{out}}$



# upFEAST2

## pre-irradiation behavior: Efficiency

### Efficiency for $V_{out}=2.6V$



The details of the integration (choice of the inductance and of the switching frequency) will determine the efficiency




$L = 220 \text{ nH}$   
 $\text{Cu volume} > 50 \text{ mm}^3$



$L = 197 \text{ nH}$   
 $\text{Cu equivalent volume: } 7.1 \text{ mm}^3$


Irrad. @ Vin=10V Iout=1A Vout=2.5V Iout=2.5A



Efficiency with TID is degraded mainly because of the leakage current in power NMOS, which is independent from the load

Lower degradation at **higher power, lower dose rate, higher temperature**


Irrad. @ Vin=10V Iout=1A Vout=2.5V Iout=2.5A




Efficiency with TID is degraded mainly because of the leakage current in power NMOS, which is independent from the load

Lower degradation at **higher power, lower dose rate, higher temperature**

Irradiation at Vin=10V Iout=1A Vout=1.4V




Vin=10V Iout=1A Vout=1.4V or 2.5V Evol. post-rad Anneal T=25C



The reference voltage increases beyond its pre-rad value during annealing...


... and so does the output!

Irrad. @ Vin=10V Iout=1A Vout=2.5V Evol. post-rad Anneal T=25C




**SEE tests** using heavy ions (CRC facility in Leuven-la-Neuve) up to a LET of  $50 \frac{\text{MeVcm}^2}{\text{mg}}$  have evidenced no reset or destructive event

Only transients at the output ( $\approx 10 \mu\text{s}$ ) have been recorded



LHC environment

# Final considerations on upFEAST2



A fully functional prototype has been designed, showing satisfactory TID and SEE tolerance


Displacement damage tests are ongoing

Minor issues are currently being faced for the next, and hopefully final, iteration


Still, the details of the integration in the modules are not known: possibly, some customizations will be needed




# Power distribution scheme in CMS PS module




2<sup>nd</sup> stage conversion  
Novel design  
(130 nm technology)






# DCDC2S: what the technology offers




# DCDC2S




**Vdd = 1.2 V**  
Using core MOS

**Vdd = 2.5 V**  
Using I/O MOS  
rated 2.5 V

The large  $\frac{dI_{L_b}}{dt}$  in the bonding parasitic inductances cause spikes in  $(V_{in,int} - V_{ss,int})$ .  
 Danger for I/O transistors rated 2.5 V!



$$V_{L_b} = L_b \frac{dI_{L_b}}{dt}$$




$$V_{L_b} = L_b \frac{dI_{L_b}}{dt}$$

**Bump bonding**  
 needed to reduce the  
 parasitic inductances

**Slow rise and fall time** for  
 the power MOS  $V_{gs}$

Penalty in efficiency

# Efficiency simulations: DCDC2S using 2.5 V-rated MOSFETs




	Switching frequency (MHz)	L (nH)	DC Res (mΩ)
	4	100	21
	6	68	8.2
	8	47	5.6
	10	39	5

The inductance values are taken from the Coilcraft midi series (<http://www.coilcraft.com/midi.cfm>).



Just an example, since the inductor shape should be toroidal.





2.78 mm


2.13 mm

First prototype featuring  
I/O transistors rated 2.5 V

Submitted in May, 2016  
(special thanks to VeloPix)

ASIC received and bumps  
deposited  
Assembly is ongoing

A collaboration with EPFL is ongoing to investigate the optimum floorplan for  
minimum substrate noise



First prototype featuring  
I/O transistors rated 2.5 V

Submitted in May, 2016  
(special thanks to VeloPix)

ASIC received and bumps  
deposited  
Assembly is ongoing

A collaboration with EPFL is ongoing to investigate the optimum floorplan for  
minimum substrate noise

New prototype in development using  
I/O transistors rated 3.3 V



Larger input voltage range for the converter

Tolerance to spikes on  $V_{in}$


Faster turning on and off of the power  
transistors possible: improved efficiency



Increased  $R_{on}$

Radiation tolerance?

# Efficiency simulations: DCDC2S using 3.3 V-rated MOSFETs





	Switching frequency (MHz)	L (nH)	DC Res (mΩ)
Green	4	100	21
Purple	6	68	8.2
Red	8	47	5.6
Blue	10	39	5

Improved efficiency compared to the previous prototype


# Summary

New highly radiation-tolerant DC/DC converters are being designed for an efficient power distribution in HL-LHC experiments



A functional and sufficiently rad-hard prototype of the **upFEAST** family is already existing

Some minor issues are being addressed in the next iteration



The first prototype of **DCDC2S** should be ready for testing at the end of October, 2016


A new prototype is being designed using 3.3 V-rated I/O transistors for more flexibility in input voltage range and tolerance to spikes in  $V_{in}$

**Backup**


**upFEAST** is the result of the migration of FEAST2 design into a ‘sister’ technology (0.35 μm) that can stand much higher fluence

Input voltage	5 V ÷ 12 V
Output voltage	0.6 V ÷ 5 V
Output current	≤ 4 A
Maximum output power	10 W
Inductor value	0.15 – 1.5 μH
Programmable switching frequency	1 – 3 MHz
Radiation Tolerance	
Total Ionizing Dose	> 700 Mrad
Displacement Damage	> 5·10 <sup>15</sup> n/cm <sup>2</sup>
SEEs: absence of destructive events and output power interruptions	> 65 MeV·cm <sup>2</sup> /mg

Major improvement compared to FEAST2 (10x)













Pre-rad

vs.


100 Mrad












Behavior  
in Temperature





Premature intervention of the over-temperature protection



# Monitoring the on-chip temperature...

