Abstract

The Pulsar Iib is a custom ATCA full mesh enabled FPGA-based processor board which has been designed with the goal of creating a scalable architecture abundant in flexible, non-blocking, high bandwidth interconnections. The design has been motivated by silicon-based tracking trigger needs for LHC experiments. Here we describe the Pulsar II hardware and its demonstrated interconnection capabilities, including the test results with the ATCA 40G full mesh chipset. In addition we present the ProtoPRM mezzanine board which can serve as the core pattern recognition and track fitting engine for CMS L1 Tracking Trigger R&D using the associative memory approach.

Pulsar Iib Architecture

Pulsar Iib Front Board Features
- Xilinx Virtex-7 FPGA
  - XC7VX690T - 2 FPGAs
  - 95,000 logic cells
- 52 Mbit dual port BlockRAM
- 80 GTH transceivers up to 1.13 Gbps (2-speed grade)
- 40 GTH for Rear Transition Module (RTM)
- 28 GTH for Full Mesh Fabric Interface
- 12 GTH for Mezzanines
- 256 MB DDR3-1066
- Four FMC Mezzanine Cards
  - 35W per card, up to 60W possible
  - 34 unidirectional LVDS pairs per card
  - 3 SENSES (GTH) lanes per card
- IPMC Mezzanine Card
  - Basic IPMC protocol support including hot swap for front board and RTM
- Monitors over 30 temperature, voltage, and current sensors with data records and thresholds
- 100BASE-T Ethernet on the Base Interface for slow controls and JTAG programming (JTAG protocol)
- M-LVDS clock distribution on ATCA backbone
- Programmable low jitter reference clocks
- Zone-3 connectors are PICMG 3.8 compliant

ProtoPRM Features
- Dual Kintex UltraScale FPGAs
  - KU040 or KU060, -2 speed grade
- Up to 588 logic cells
- Up to 38 Mbit dual port BlockRAM
- 16.3 Gbps GTH serial transceivers
- Up to 8 lanes for communication with Pulsar2b
- 8 lane Master-Slave FPGA local bus
- 4 lanes per FPGA for QSPf optical modules
- 4 Mbit low latency DDR II static RAM
- Socket for VIPRAM AISC (TCP1176)
- Dual high pin count FPGA connectors
- Slave FPGA can be used for implementing PRAM ASIC functionalities for performance and optimization studies.

Demonstrated Interconnection Bandwidth
- Pulsar Iib FPGA to full mesh backplane channels 10 Gbps
- Pulsar Iib FPGA to FMC Mezzanine (GTH) 10 Gbps
- Pulsar Iib FPGA to FMC Mezzanine (parallel LVDS) 1 Gbps/pair
- Pulsar Iib FPGA to Rear Transition Module QSPf over fiber 10 Gbps
- ProtoPRM FPGA to QSPf over fiber 14 Gbps
- ProtoPRM Master-Slave FPGA interconnections 16.3 Gbps

High Speed Serial Link Performance

High speed serial links used in the demonstration system need to sustain a data rate of 7.68Gbps per lane. Using the Pulsar II hardware we have explored and characterized GTH serial transceiver performance using 8b/10b and 64b/66b based encoding methods.

Link Encoding
64b/66b encoding is very low overhead (~3%) when compared to 8b/10b encoding (25%). Using 64b/66b encoding we can support the target data rate with a line rate of 8 Gbps, whereas with 8b/10b encoding a line rate of 10 Gbps is required. We have achieved stable error-free operation with both 8b/10b encoding (modeled using the PRBS-7 test pattern) at 10 Gbps and 64b/66b encoding (using the PRBS-31 pattern) at 8 Gbps on all channels in the system. The eye diagrams shown below were generated with different transceiver parameters (TX output swing, TX pre/post emphasis, RX termination, RX DFE/LPM equalization, etc.) on a typical backplane fabric link.

Link Latency
In general link latency decreases as the line rate increases as shown in the chart (right). These latency figures have been determined by measuring 400 GTH links in between the DSB and PRB boards. For a given line rate latency variation is caused by RX buffer and clock correction logic. Further optimization studies are in progress.

Full Mesh Backplane Performance

We have been working with COMTEI to characterize the full mesh backplane. In late 2014 COMTEI delivered to us their latest "4P"line 10GS full mesh ATCA backplane. This new backplane design, which uses an advanced low loss substrate material and careful layout to minimize the signal dependence, has to date yielded the best and most consistent link performance with all eight Pulsar II prototype boards running at GTH transceivers simultaneously (4 lanes) at 10 Gbps (PRBS-7 pattern). After a few days of testing reported no errors with a BER of 10^-12.

Tracking Trigger Demonstration System

Our CMS L1 Tracking Trigger demonstration system requires flexible high-bandwidth non-blocking communication channels between boards at the shelf level. The upper ATCA shelf consists of ten Pulsar Iib boards which are configured as Pattern Recognition Boards (PRB). These ten PRBs form an array of processing engines for a single n-br trigger tower. Each PRB receives data over fiber from up to 40 front end modules at rates up to 10 Gbps per lane. High speed low latency data transfers between PRBs take place on the full mesh backplane channels. A simple time-multiplexed data transfer scheme takes advantage of the full mesh ATCA fabric interface. Once the complete event has been received by the PRB the tiles are pushed up to one of two protoPRM boards. The protoPRM uses Pattern Recognition Association Memory (PRAM) devices to quickly find coarse resolution reads. These found roads make downstream track fitting easier because the studs of interest are already organized for track candidates. Track parameters are computed by multiple parallel track fitting engines implemented in the master protoPRM UltraScale FPGA. The total latency budget from input stubs arriving at the RTM to found tiles is 4 µs.

The lower ATCA shelf (above) consists of ten Pulsar Iib boards configured as Data Source Boards (DSB). DSBS transmit simulated module data up to 10 Gbps per lane through the RTM boards and over 100 GSPf fibers as shown to the right. The aggregate data rate between the shelves in the system is 44 Tbps.

The VME crate in the short rear contains a TTCI board from CERN which generates the machine clock and emulates beam crossing TTC control signals. The TTCI optical output is passively split and sent to FMC TEC receiver mezzanine cards (below) mounted on one of the Pulsar Iib boards in each shelf. TTC timing signals are decoded in the Pulsar Iib FPGA and re-broadcast on the backplane to allow all Pulsar Iib boards in the system to synchronize to a common 40MHz clock and bunch crossing signals.