

Upgrade of the Read-out and Trigger System

A. Kluge, March 1, 2016

Outline



- Upgrade <u>architecture & TPC overview</u>
- <u>CRU</u> Common read-out Unit
- <u>CTP</u> Central Trigger Processor
- SAMPA TPC/MCH read-out ASIC
- FIT Fast interaction trigger
- <u>TOF</u> Time of flight detector
- <u>MCH</u> Muon Chamber
- <u>MID</u> Muon Identifier

Reviews



- Review page:
 - https://twiki.cern.ch/twiki/bin/viewauth/ALICE/Reviews
- CTP DR: 2016 01
- ITS pixel chip EDR: 2015 10
- MID FE EDR: 2015 03
- MID RO EDR: 2015 06
- SAMPA MPW2 DR: 2015 01 2016 01
- TPC architecture review: 2015

Upgrade architecture overview







TPC architecture

TPC-UCG architecture



- ALICE: continuous read-out with online data compression
 - 2 GBT → 6.4-9 Gb/s
 - 5 Sampa raw data \rightarrow 16 Gb/s + formatting
- Data reduction via: Zero suppression or Hufmann encoding



LHCC, March 1, 2016

TPC: common mode effect

Common mode effect: Baseline shift and "noise" due to capacitive coupling of electrodes in readout structure



- SAMPA ASIC zero suppression and base line filters
- SAMPA Huffman compression & CRU base line filters



BC3 performance





Harald Appelshäuser, ALICE TB, September 8, 2015

- Filter (BC3) performance studies:
 - Base line mean: 3 ADC \rightarrow 0.2 ADC
 - Base line RMS: 1.9 ADC \rightarrow 1.4 ADC
 - PID: Filter can limit deterioration to ~10 % (depending on eta)

Hufmann performance







Hufmann performance





Architecture review conclusion

- Zero suppression/base line correction/compression
 - seems possible online/on-detector (SAMPA) in <u>nominal</u> conditions with acceptable performance loss
- <u>However</u>,
 - remaining common mode noise, insufficient robustness against non ideal baseline stability, insufficient flexibility to adapt to unforeseen operating conditions
- <u>As a result</u>, the architecture was adapted
 - to <u>minimize performance loss risk</u> AND <u>reduce man power</u> need



TPC Read-out architecture optimisation

TDR scheme





Full read-out with 4 GBTs



SAMPA direct read out mode – 2 x 5 bit words

• GBT wide bus mode 4.48 Gb/s

5 x 10 e-links @ 320 Mb/s 4 x 14 e-links @ 320 Mb/s



SAMPA: read-out mode 1





SAMPA: read-out mode 2





Direct serialization: all data via 10 e-links (DSP bypassed)

24

17

Base line correction in CRU

RMS (ADC) Bias in baseline mean (ADC) 1.4 1.8 1.2 1.6 1.4 1.2 0.8 0.8 0.6 0.6 0.4 0.4 0.2 0.2 0 400 600 800 1000 200 600 800 [No Title] 400 1000 #pads #pads Blue: fixed threshold 2.5

Magenta: last value kept inside detected signal Black: detected signal region excluded from mean calculation

Baseline treatment in CRU (4)

- average over 100 signal pads with signal exclusion gives almost perfect baseline estimate with negligible residual noise.
- further improvement using median instead of mean





CRU processing





TPC Architecture



- Stream out all raw ADC values to CRU
- Perform data processing in CRU
 - Optimisation in FPGA
 - Allows SAMPA design to continue
- Data arriving synchronously, simpler implementation in CRU
- With 10 MHz ADC sampling frequency
 - 40 CRU input fibers
 - Additional cost
- 5 MHz sampling under investigation
- No additional on-detector development or qualification needed

LHCC, March 1, 2016

TPC



2015	2016	2017	2018	2019	2020
\bigcirc	1				
	1	<u></u>	9 n	nonths	
			<u>.</u>		
	\odot				
	1	$\underbrace{}_{}^{\bullet\bullet}$			
				1.5 mont	hs cv
	1				- 1
				— —	
		2015 2016 Image: Constraint of the second state of the second stat	2015 2016 2017 Image: Constraint of the second state of the second stat	2015 2016 2017 2018 Image: Second secon	2015 2016 2017 2018 2019



SAMPA

M. Munhoz

• MPW1:

- SAMPA Building blocks tested
 - by SAMPA/TPC/MCH/NICA
- Full size MPW2 with all channels (32 ch, FE+ADC+DSP+eLinks)
 - December 2015: Design review
 - January 2016: sign-off review
 - February 2016: Submitted
 - Die Size: 9.575 x 8.985 mm²
 - Engineering run (cheaper): 10 wafers, >1500 pieces
- Packaging: BGA (custom 15x15 mm², 372 balls)
 - 1000 chip (MOC)

SAMPA





LHCC, March 1,

BGA substrate (by ASE)





Simulation 8 ch. FE + ADC: response 20mV/fC neg

ADC ENOB simulation: 9.6 bit



LHCC, March 1, 2016

Time [ns]

SAMPA



V1.1 (Feb-16)	2015	2016	2017	2018	2019	2020
MPW2 submitted (2/16)						
MPW3 EDR (10/16)						
MPW3 submitted (1/17), EDR			•			
SAMPA PRR (9/17), engineering submission		ł				
Delivery Engineering Run (1/18)		-	(<u>.</u>		
Mass production		1				
SAMPA chip tested and ready for mounting (11/18))	
LS2		1				



CRU – common read-out unit

PL: Tivadar Kiss





- ALICE reviews:
 - 13 Jan '15
 - 4 Feb '15
 - 18 Feb '15
 - Mar '16
- EDR Apr '16

Common read-out unit – PCI40



CRU



- PCI40 prototype exists
 - Main functionality tested by LHCb and ALICE
- Pre series production March 2016
 - Date adapted to delivery of next FPGA release
- ALICE Development kit available
 - based on DDL (C-RORC)

CRU



V1.0 (Feb-16)	2015	2016	2017	2018	2019	2020
HW DR						
Prototype HW (PCle40) completed (12/15)		 				
1st FW release (Q2-16)						
CRU EDR (4/16)						
First PCIe40 CRU for ALICE (8/16)						
Pre-series production, PRR (Q1- Q2 2017)						
Production		1				
Production and test finished (Q4- 17)			<u>.</u>)		
LS2						



CTP – Central Trigger processor

D. Evans

Trigger Block Diagram



CTP board (LM board)



Scope A,B outputs BC input (ECL)

ORBIT input (ECL)

SAMTEC FireFly cable

- 12 diff. link
- Connection to LTUs via Fan-out board

SFP+

- IP bus (optical or electrical Ethernet link)

96 LVDS I/O

- Trigger inputs
- BUSY inputs
- LM output



2 GB DDR3 SODIMM memory

XILINX Kintex-7 FPGA XC7K325T-2FFG900C

Power controllers

CTP



V1.0 (Feb-16)	2015	2016	2017	2018	2019	2020
CTP and LTU DR (1/16)	(
LTU electronics DR (6/16)						
LTU prototypes and test, PRR (4/17)						
LTU production and test		1				
LTU produced and tested (9/17)						
CTP electronics EDR (5/17)		1				
CTP prototypes production and test, PRR (2/18)				Ľ		
Integration tests of trigger system with DAQ (in CERN lab) completed (6/18)						
CTP production finished (8/18)				<u>.</u>		
LS2						



FIT – Fast interaction trigger

W. Trzaska

FIT-T0/V0



• **TO**









Bundling of fibers on the sensor side

Laser tests of the modified PLANACON



CROSSTALK

SIGNAL X 5

Three quadrants are open to laser pulses. One quadrant is covered.

Standard XP85012 Modified

1 On 10.0 mV

50.0 mV/



The leading edge is unstable, depends on charge distribution between individual anodes of the three illuminated quadrants. Oscillation on the trailing edge can be seen. The crosstalk signal is large.

Signals from the 3 illuminated quadrants are stable and without oscillations. The crosstalk signal (on the darkened quadrant) is now ~5x smaller and has only a negative component. There is no time shift. The trailing edge is 1.5x shorter.

Beam tests of the modified PLANACON

Standard XP85012 Modified



As measured in June 2015 Standard XP85012

- MCP amplification 10⁶
- Amplitude ~1100 channels
- Time resolution ~30 ps



As measured in October 2015 Modified XP85012

- MCP amplification 10⁶
- Amplitude ~2100 channels
- Time resolution ~22 ps

Feb 2016: FIT module installed in ALICE





FIT



V1.0 (Feb-16)	2015	2016	2017	2018	2019	2020
Prototyping of detector modules and electronics - beam tests, PRR (12/17)			Ľ)		
Purchase of MCP-PMT and assembly of detector modules and electronics						
FIT detector ready (12/18)		Ì)	
Electronics DR (5/16)						
Electronics prototyping, EDR (9/17)						
Electronics pre-series production, PRR (2/18)						
Electronics production and test		1				
Electronics produced and tested (12/18)		Ì		()	
LS2		1				



TOF

P. Antonioli

TOF



- Move to continuous readout (1 MHz pp)
- Replacement of the readout card (DRM) in TOF VME crates (72 crates)
- Engineering design review March 2, 2016
- Design of 5 DRM2

TOF GBTX Test Board





CPLD/FPGA programmed

TOF



V1.0 (Feb-16)	2015	2016	2017	2018	2019	2020
DRM2 prototype EDR (3/16)						
Radiation tests						
DRM2 PRR)			
DRM2 tendering			\bigcirc	c	9 months	
DRM2 production complete (9/18)				<u></u> -	→ →	
DRM2 production: te		1		(
DRM2 installation in LS2				4		
(a) DRM1 extraction					(··)	
(b) A1500 from DRM1 in DRM2					\bigcirc	
(c) DRM2 installation (*)						
(d) DRM2 commissioning (*)						

(*) exact timing for (c) and (d) depending on fiber installation schedule



MCH

H. Borel

MCH



DCS

- 17.000 FE cards (64 ch.) with 2 SAMPA ASIC each=> 1M channels
- 34.000 SAMPA ASIC (32 ch.)
- 550 GBTs links on SOLAR cards
- 25 CRUs





- SAMPA MPW2 (32 ch)
 - MPW2 tests:
 - Carrier boards for qualification tests in Orsay



NCCA: 20 boards needed for ALTERA read-out PCCA: 28 boards needed for ALTERA read-out PCCV: 11 for VLDB read-out

• DualSAMPA (2 chained SAMPA)

- Design started at Orsay work in parallel with SAMPA MPW2
- Qualification with test bench (carrier board needed for read-out with ALTERA board)
- Test with detectors: cosmic bench @ Orsay + testbeam (PS: Sep-Oct ; SPS: Oct 2016)

SOLAR board



- Design by February
- Routing March
- Prototype: May
- SOLAR "standalone" tests: May-June
- Chain read-out tests in lab
- DualSAMPA + FLEX + SOLAR prototypes : Summer
- DualSAMPA + Chain read-out tests
- on detector
- Cosmic bench
- Testbeam
- (PS: Sep-Oct + SPS: end Oct 2016)

SOLAR board



MCH



V1.1 (Feb-16)	2015	2016	2017	2018	2019	2020
FEC prototyping with SAMPA MPW2 chip finished + EDR (12/16))			
FEC pre-series production, PRR (5/18)		1				
FEC production and test		1				
FEC installation during LS2 (end 6/20)						
GBT-RO card design and prototype finished + EDR (10/16)						
GBT-RO pre-series production, PRR (9/17)		-	Ľ			
GBT-RO production and test		i		6 mon	ths	
All GBT-RO produced and tested (6/18)		i		continger	ncy	
LS2		1				





P. Dupieux

MID: front-end



- Goal: slow down RPC aging after LS2
- 2384 FE cards (+spares)
 - Present ASIC ADULT: no amplification
 - Future ASIC FEERIC (0.35 µm CMOS) with amplification
- FEERIC card pre-series on 1 (/72) RPC in cavern since Feb. 2015
 - Very satisfactory performance and stability
 - <u>Factor 4 less charge released in the</u> RPC gas with FEERIC (right plot)=> reduced aging
- Production test bench ready
 - Up to 4 FEERIC cards tested in parallel
 - Test of ASIC-alone prod. (x4000) early 2016







A. Kluge

MID: Read-out Electronics



- Continuous read-out
- Replacement of 234
 LOCAL and 16 REGIONAL
 cards presently in
 operation
- Readout card prototype ready
- EDR June 2015



MID



V1.0 (Feb-16)	2015	2016	2017	2018	2019	2020
FEC EDR (3/15)		1				
FEC PRR (4/16)						
FEC production and test		:				
FEC produced and tested (12/17)		ł	()		
RO EDR (6/15)	$\textcircled{\begin{tabular}{c} \bullet \\ \bullet \end{array}}$	1				
RO prototype finished (11/15)	\bigcirc	1				
RO pre-series production, PRR (8/16)						
RO production and test						
RO produced and tested		1		<u></u>		
LS2		i				

Summary



- Architecture stream lined
 - all upgraded detectors use CRU
 - all upgraded detectors have continuous read-out capability
- TPC processing moved to CRU
- SAMPA MPW1 shows good results
- SAMPA MPW2 submitted
- FIT prototyping successful & continuous read-out
- TOF continuous read-out & read-out card prototype
- MCH read-out board design started
- MID installed pre-series good results
- MID read-out prototyping ready