

LHCb: status and plans for the online system upgrade

Paolo Durante paolo.durante@cern.ch on behalf of the LHCb collaboration

Outline



- New readout system
 - Slow & fast control
 - Optical links
 - Readout board
 - Event building
 - Data centre

Online mile-stones

Run3 upgrade

- Higher luminosity from LHC
- Sub-detectors will upgrade
- Removal of hardware trigger
 - Inefficient at high luminosity
 - New readout electronics
- Filter farm will need to handle:
 - Larger event size (~50KB to ~100KB)
 - Larger event rate (~1MHz to ~40MHz)
- New challenges for DAQ & High-Level Trigger







Run3 Online System





ECS (Experiment Control System)



- Controls and monitors <u>all subsystems</u>
 - DAQ, TFC, HLT, farm...
- Continuity from current implementation
 - JCOP / DIM / WinCCOA / SMI++ / Recipes
- Already able to drive current readout board prototype, from input to output

- Frontends rely on GBT-SCA hardware by EP-ESE
- Low-level components are being implemented

Operation UI



TFC (Timing & Fast Control)



Current status

- Already integrated in firmware
- Uses same readout board hardware as the DAQ (PCle40)
- Can send fast commands to frontends
 - SciFi, UT, Muon ASICS already being tested
- Programmable internal throttle for bandwidth regulation

Ongoing work

- PON (Passive Optical Network) technology integration (with EP-ESE)
- Clock phase tests on readout board (with CPPM)
- Continue feedback and compliance testing with frontend experts

| • | | | | | | | Germands (1) | PC_DEV - TPC_DEV; #1) | | | | | | | | |
|---|-----------------------------|---------------------------|--------------------------|------------------------|-----------------|------------------------------------|---------------------------------------|-----------------------|---|------------------|---|-----------------|---------------|-----------------------|----------------|-------------------|
| | | | | | | | | | Triggers | | | r | Commands | | | |
| | | | | | | | | Raw | Raw Rates (kHz) | Gated | Gated Rates (kHz) | | Raw | Raw Rates (kHz) | Gated | Saled Rates (kHz) |
| | | | | | | | Cribit | 23174119 | 11.846 | | 12.257 | FE Reset | 3 | | 4 | 10 A |
| Commands (TFC_DEV - TFC_DEV; #1) | | Vision 2: TFC Local Run I | Control (TFC DEV - TFC D | EV: #1) | | | Runch ID | 0x0000000 | 10 | | | BE Reset | 0 | | 2 | |
| DeviceName: Version Date | | Module Panel Scale I | Help | | | Contract Contract Contract | Densities A | 333016481 | 1054 852 | 131651145 | 3 1050.552 | BXID Reset | 231741202 | 11.846 | 231741202 | 17.769 |
| SOL40_GBTtest.Link0 1.12 20150811.02 State: RUNNI | NG GBT CONNECTED | 0 0 0 00 | 🖌 🖧 🗟 🔍 s | 5 + t 6 A A | 1r1 en_US.iso88 | 1591 💌 | Random A | 27520053 | 12 7862.651 | | 0 0 | ED Reset | 1018812366 | | 1018812370 | |
| Command SM | - Counters | DeviceName: | | Version | Date | | Random B1 | 170341410 | 12 87,231 | | 0 0 | TFC Reset | 2 | | | |
| SOL40> SODIN Offset 0 0 BXID Reset | 41636425 | SODIN_GBTtest. | .Core0 | 1.06 | 20131204.03 | State: RUNNING | Rapdom 82 | 170340448 | 87.275 | - | 0 0 | Synch | 10 | | 12 | |
| SOL40> TELL40 Offset 0 EID Reset | 0 | | - Statistics and sta | atus | | TFC Functions | Random EE | 349886285 | 179.872 | | 0 0 | Snapshot | 16181 | 0 | 16181 | 0 |
| SOL40> FE Offset 3400 FE Reset | 0 | Orbits | 231741192 Period | tic Trig. A 115321728 | 5.92 kHz | Periodic Trg 1 | Random C | 62249621 | 4 31.972 | 43262673 | 3 31.957 | BX Veto | 3461820091 | 7015.929 | 3461819086 | 10523.895 |
| TFC> SOL40 Delay 0 0 BE Reset | 0 | Bunch IDs | 0x000 Period | tic Trig B 115321727 | 5.92 kHz | Calibration Trg A | Random D | 5956339 | 3.063 | 4135568 | 5 3.058 | NZS Mode | 0 | 0 | 2 | 0 |
| Apply display Header Only Cm | o be | Event ID | 994249443 Calib. | Trig. A 115321725 | 5.92 kHz | Calibration Trg B O | Deriodic 1 | 11532172 | 18 5.923 | 8017728 | 7 5.923 | EID Accept | 1430273966 | 73.556 | 1430273965 | 73.556 |
| NZS Mode Cmd | 0 | Total Triggers | 4274240477 Callb. | Trig. B 0 | 0.00 kHz | Calibration Trg D O | Deriodic 2 | 1153217 | 5.923 | 8017728 | 8 5.923 | Throttle | 5997 | | | |
| GBTx address 0x1 0x1 BX VETO Cmd | 3185598872 | Gated Triggers | 4274240313 Calb. | Trig. C 0 | 0.00 kHz | Random Generator | Calibration A | 11532172 | 5 5.923 | 8017728 | 8 5.923 | TELL40 Throttle | 0 | | | |
| Commands FIFO flags Responses FIFO flags Apply display Snapshot Cmd | 2921 | Trigger Rate | 1103.34 kHz Calib | Trig. D 0 | 0.00 kHz | Random Trg B | Calibration B | | 0 0 | | 0 0 | | Others == | | | |
| Synch Cmd | 0 | Inst Trg Loss | 0.077 % Rando | orm Trig. A 3330164876 | 1054.85 kHz | Random Trg C | Calibration C | | 0 0 | (| 0 0 | | Raw | Raw Rates (kHz) | | |
| Subdetector Type Test MEP Accept Cm | d 258199226 | Synch Cmd | 10 Rando | om Trig. B0 3498862891 | 179.87 kHz | T TAE | Calibration D | | 0 0 | [| 0 0 | BXTYPE 00 | 2409624250 | 7202.572 | EventID Low32 | 0 |
| Apply display Triggers received | d 3872988392 | Snapshot Cmd | 16181 Rando | om Trig. B1 1703414102 | 87.23 kHz | NZS Mode O NZS Consecutive | Physics | | 0 0 | | 0 0 | BXTYPE 01 | 4070459700 | 1753.257 | EventID High32 | 994249443 |
| | | BX VETO Cmd 3 | 8461820091 Rando | om Trig B2 1703404487 | 87.28 kHz | Snapshot | Auvillary | | 0 0 | | 0 0 | BXTYPE 10 | 4070459988 | 1753.258 | | |
| Control GBT an VDLB Control GBT-SCA on VDLB Test GBT Logic Reset IC Reset | Cnt Reset Stop RUNNING Exit | Header Only Cmd | 5997 Rando | om Trig. B3 2752005312 | 7862.65 kHz | Synch | · · · · · · · · · · · · · · · · · · · | | | | | BXTYPE 11 | 3626227054 | 31511.267 | | |
| SCA (TFC_DEV - TFC_DEV; #1) | | NZS Mode Cmd | 0 Rando | om Trig. C 622496274 | 31.97 kHz | F Header Only | All Triggers | 1 42742404 | 1 1103338 | 42/424031 | 3 1 1655.007 | | | | | Exit |
| G8T Device: SOL40_G8Ttest.G8T_Master0 Start Register ckCtr0 # of Regist | ters 363 | FEReset | 3 Rando | om Trig. D 59563392 | 3.06 kHz | F Lumi Trg | 10 | ans B1-e rate (8Hz) | 2000.0000 | 2000.0000 | NZS/TAE inhibit lengt | 16 | 16 5 | | Offente | |
| ttcCtr ckCtr txCtr xcCtr serCtr desCtr wdoaCtr abid fuse inFor | ortetr I o (I) | BE Reset | 0 EID Ac | cept 1430273966 | 73.56 kHz | MEP Destination | Lu | imi B2-e rate (kHz) | 2000.0000 | 2000.0000 | TAE half window or # of NZS triggers | 2 | 2 | Diverior Trigger | Olisets | |
| Territory Internet A | | TFC Reset | 2 🚳 Ba | esics (TFC_DEV 🖂 🔲 | | V BX Type | Lu | ami e-e rate (kHz) | 1000.0000 | 1000.0000 | # of events in a MEP | 15 | 15 | Anniliany Triager | | |
| ttcCtr18 22 0 0 0 | M Alexandre | | SC | DDIN Single Shots | | Apply Enables | R | andom C prescaler | 256 | 256 | | | Apply display | N7S/TAF latency | | 12 |
| ttcCtr19 23 0 0 ttcCtr2 6 0 0 Get A | | Initia | alization | | | | Ra | andom D prescaler | 256 | 256 | | | | OUT latency | | |
| ttcCtr20 24 0 0 ttcCtr21 25 0 15 | | Stop RUNNING | Cour Sy | ystemReset Shoot | Single shots | Exit | | | | Apply display | Periodics. | | | | | |
| ttcCtr22 26 0 0 ttcCtr23 269 0 88 | | System Reset Re | gs Reset Log TF | FC Reset Shoot | SOL40 | | | Calib | ration Triggers | | Calibrations | 10 | 10 | | | Attry untray |
| mcCr24 270 0 0 mcCr25 271 0 0 | | | FE | E Reset Shoot | | | C | alib A BXID | 3087 | 3087 | Randoms | | | | -Orbit clock- | |
| mcCr26 272 0 0 mcCr3 7 0 0 | | | | | | | C | alib A periodicity | 2 | 2 | NZS | | | External/Internal Orb | it 🛛 Ext 🔍 | |
| ttcCtr5 9 0 0 | | | 88 | E Reset Shoot | | | Ci | alib B BXID | 1199 | 1199 | Luminosity | | | Orbit length | 356 | 3564 |
| ttcCtr7 11 0 0 0 ttcCtr7 11 0 0 | | | C1 | int Reset Shoot | | | Ci | alib B periodicity | 2 | 2 | Physics | | | NZS/TAE latency | 10 | 100 |
| ttrCtr9 13 0 88 | | | 8 | ID Reset Shoot | | | C | alib C BXID | 2527 | 2527 | Beamgas | | 1 | Orbit desynchroniza | ion o | |
| | | | | | | | Ci | alib C periodicity | 2 | 2 | Auxiliary | 14 | 14 | Orbit presence | • | |
| Bas AL/A3/2A16 The Set Default Config | E R | | Sy | ynch Shoot | | | Ci | alib D BXID | | IRANTE | | FCTORILP | GRADER | EVIEW | 6 | Apply display |
| West And T All And All All All All All All All All All Al | | | | | | | C | alib D periodicity | | | LIICC DLI | LUION UI | Anthy display | | - 0 | Eve |
| | | | | | | | | | e de la composición d | tente denter 1 | | | | | | |
| | | | | | | | | | | - ++- , anshow , | | | | | | |

Long-distance optics

- Counting room on surface
 - Power, cooling, space constraints in underground area
 - ~350 meter distance
- Based on EP-ESE technology
 - Rad-hard Versatile Link on frontends
 - Initially qualified for $\sim 100 \text{m}$
- Fiber infrastructure by EN-EL
 Pilot installation at end 2014
- Loopback tests in 2015
 - ~9 months, ~700 meters
 - Avago MiniPOD transceivers
 - Bit Error Rate < 10⁻¹⁸
 - Full system equivalent: < 5 errors/day
 LHCC milestone
- Continued tests in 2016
 - Versatile TX on frontend prototype
 - MiniPOD RX on readout board prototype











Readout boards / Event builders





Readout board hardware (PCIe40)



- PCI Express add-in card
 - Altera Arria10 FPGA
 - 100Gbps DMA engine to event-builder memory
- High-density optical IO
 - Up to 48 transceivers (Avago MiniPODs)
 - Reuse same HW for timing distribution system
- Decouple FPGA from network
 Maximum flexibility in network technology
- Exploit commercial technologies
 - PCI Express Gen3 interconnect
 - COTS servers designed for GPU acceleration
- 2nd generation readout board
 Developed at CPP Marseille
- Pre-production launched
 - Ready end of Q2
- Market survey completed
 - Tender in H2 2016



Readout board firmware



- Common architecture for all subdetectors
- Joint effort of LAPP, CERN, CPPM
- Highly configurable through frontend-specific parameters
- Handles ECS, TFC & DAQ, subdetector-specific logic



Readout unit dataflow



- A single Readout unit must sustain ~400Gbps IO bandwidth
- Optimize memory bandwidth
 - Design for zero-copy operations and RDMA over the network
 - Organize dataflow according to topology and IO resources
 - Exploit full network bandwidth



Event-building software (DAQPIPE)

LHCD THCD ONLINE

- Recreate distributed eventbuilding dataflow of LHCb Run3
- Modular architecture, "drivers" for each network technology under evaluation
- Leverage existing HPC sites to assess scalability
- Close collaboration with the industry through CERN OpenLab
- Already achieving ~86Gbps with Infiniband EDR
 - Meets our target
 - Reduced scale setup
- Off-site tests for Infiniband EDR and Intel Omni-Path currently ongoing...

| Data generator | | | | | | | |
|--------------------|------------|-----------|--|--|--|--|--|
| Readout | Dataflow | Builder | | | | | |
| module | manager | unit | | | | | |
| Event-builder core | | | | | | | |
| Ethernet | InfiniBand | Omni-Path | | | | | |
| driver | driver | driver | | | | | |

128node InfiniBand scalability (CINECA)



- Cores allocated: 8/16
- Size of buffer: ~128KB
- Average bw: 24.98 Gb/s

Performance limited by non-exclusive utilization of cluster



Matteo Manzali - INFN CNAF - Università degli Studi di Ferrara



Future data centre at Point 8



| | Turnkey commercial solution (Requires minimal support from CERN engineering groups) | Leverage existing infrastructure at Point 8 |
|----------|--|---|
| Building | Buy pre-fabricated containers from a commercial supplier | Accommodate the farm in an existing building (SX8 hall) |
| Cooling | Cooling solution depends on the vendor (e.g. free air cooling) | Passive rear-door heat exchangers using primary water from existing cooling towers Compatible with DCLC for hot spots Test setup at the pit to evaluate performance with on site "warm" cooling water |

A review to decide the most cost-effective solution will take place in April.

Online mile-stones



- ✓ Q1 2016: long-distance fibres validation (successful)
- ✓ Q2 2016: event-building with 32-port switch (successful)
 - Thanks to the Bologna, CNAF and Ferrara teams
 - \rightarrow would be good to repeat this in a lab-setup (better tuning etc...)
- Q2 2016: event-builder scalability to 600 nodes

Achieved with 128 nodes, larger scale test still this year need to get a slot from external HPC sites (France, US...)

- Q2 2017: data-centre solution defined
- Q4 2017: full DAQ network test
- Q3 2018: network technology decision
- Q3 2019: ready for commissioning



Thank you for your time



- Review of TDR suggested a test installation at P8 to ensure the viability of the long distance read-out
- Installed 3 Trunk cables with 144 fibers each from different providers at P8
 - 1 x 144 Fibers from Fibernet, pre-connectorized
 - 1 x 144 Fibers from CERN, pre-connectorized
 - 1 x 144 Fibers from CERN, spliced
- All 432 Fibers have been tested and have expected Attenuation
- Currently Measuring the spliced fibers
 - Worst case scenario due to additional attenuation of splice point
- Testing on loop with 2 x 350m

LHCK

ONLINE

- Higher attenuation than in final setup
- AMC40 transmitter has more optical power though
- Longer fiber just about compensates for the stronger transmitter





Result so far

- Setup has been running for over 9 months now
- 10¹⁸ bits tested so far
- 0 Errors
- BER < 10⁻¹⁸ with 95% confidence

$$CL = 1 - e^{-N \times BER_{s}} \times \sum_{k=0}^{E} \frac{(N \times BER_{s})^{k}}{k!} \qquad \begin{array}{c} CL = Confidence \ Level \\ N = Number \ of \ bits \ tested \\ E = Errors \\ BER_{s} = Specific \ Error \ Rate \end{array}$$

| Confidence | 63% | 74% | 95% | |
|---------------------------|---------------------------|-------------------------|-------------------------|--|
| Aggregated BER | < 3.1 x 10 ⁻¹⁸ | < 4 x 10 ⁻¹⁸ | < 9 x 10 ⁻¹⁸ | |
| Error rate for 12k fibers | < 16 / day | < 20 / day | < 45 / day | |
| | | | | |
| | | | | |

Timing distribution at LHCb



Upgrade proposal 1:TTC over GBT



Upgrade proposal 2:TTC over PON

Major topology of growing Access Network Market known as:

- Fiber To The X (FTTx) (http://en.wikipedia.org/wiki/Fiber_to_the_x)
- Point-to-MultiPoint (P2M)
- One single fibre in charge of both downstream and upstream transmissions (using wavelength multiplexing technique)



FTTH

TTC-PON



AMC40 readout board



- Philosophy: one common board for DAQ and timing/control
- 1st generation readout board
 Developed at CPP Marseille
- Mezzanine for ATCA crate
- Altera Stratix V FPGA
- Solution States Stat
 - Avago MiniPODs
 - GBT / GWT / 10GbE protocols
- Produced and made available to the collaboration (MiniDAQ1)
- Firmware designed for migration to 2nd generation readout board



PCle40 status

Current status

- Low-Level Interface available
 - Slow control through PCIe
 - 100Gbps DMA
 - On-board communication (I2C, SPI)
 - Filtered PLL clock
 - CvP (programming via PCle)
 - Temperature and current monitoring
- New custom heat-sink design
- Procurement ongoing after tender

Next plans

- x24 GBT integration
- PON tests for timing distribution
- Optical links characterization
 - Eye aperture
 - BER
- Cooling characterization
 - f(firmware, airflow, heat-sink)
- Monitoring via IPMI







PCIe Gen3 DMA performance



1 interface (optimized)



2 interfaces (unoptimized)

Firmware status



AMC40

- ✓ Readout over GBT / WideBus
- ✓ Fixed-size frontend protocol
- ✓6 optical links
- Front-end configuration via GBT-SCA
- ✓Data monitoring inside FPGA
- ✓ UDP output protocol over 10GBASE-R
- Embedded FE data generator
- ✓ Data verification outside FPGA
- ✓ Configurable data rate throttle
- □Variable-size FE protocol

PCle40

- ... all of the previous, plus:
- ✓HW-specific low level interface
- ✓ PCI Express Gen3 DMA interface & driver
- Increase number of optical links
- Integrate LLI & DMA into firmware
- Implement remaining frontend protocols

Event-building software performance



DAQPIPE now supports following APIs:

- Libfabric
- MPI
- TCP
- Implemented automatic benchmarking and reporting
- (with web-based interface)
- On-the-fly monitoring (htopml)
- Benchmarks of
- Intel Omni-Path
- Infiniband EDR
 - currently in progress!
- Already observing 86 Gb/s on EDR

