

Universidade de São Paulo



ALICE

SAMPA Chip: **a new ASIC for the ALICE TPC and** **MCH Upgrades**

M. Bregant

IF-USP

on behalf of the ALICE-SAMPA group

Outlines

- Motivation
- SAMPA ASICS for ALICE TPC and MCH readout upgrade
 - Overview of the full chip
- Analog front-end
 - Architecture
 - Simulations & Measurement results
 - Pulse shape & Peaking time
 - Gain value and linearity
 - Noise & PSRR
 - “on the field”: reading a GEM detector
- 10 bit SAR ADC
 - Simulation & Measurement results

ALICE Upgrade Strategy

- Operate ALICE at high rate, record all MB events
 - Goal: 50kHz in Pb-Pb ($\sim 10\text{nb}^{-1}$ in Run3 and Run4)
- Upgrade detectors and electronics during Long Shutdown 2 (2020)
 - GEM TPC with continuous readout
 - High rate capability, preserve PID and tracking performance
 - Muon Chamber (Forward muon spectrometer)
 - High rate capability, new electronics needed (same as TPC?)

TPC requires a new readout, MCH too.

A common project to design a new ASIC: SAMPA


SAMPA design specifications

- TSMC CMOS 130 nm, 1.25V technology
 - 32 channels, Front-end + ADC + DSP
 - package size $\leq 15 \times 15 \text{mm}^2$ (total footprint)
 - negative input charge (reading GEM, ALICE “TPC”)
 - Sensor capacitance 12 – 35 pF
 - Sensitivity 20mV/fC & 30mV/fC
 - Noise: ENC $\leq 480 e^-$ @ 18.5pF
 - Pulse Shape: ~ 160 ns, tail to baseline in less than 290 ns
 - positive input charge (reading MPWC, ALICE “MCH”)
 - Sensor capacitance 40–80 pF
 - Sensitivity 4mV/fC
 - Noise: ENC $\leq 950 e^-$ @ 40pF (1600 e^- @80pF)
 - Pulse Shape: ~ 300 ns, tail to baseline in less than 550 ns
 - Crosstalk $< 0.2\%$
 - ADC: 10-bit resolution, 10MS/s
 - DSP functions: pedestal removal, baseline shift corrections, zero-suppression, ...
 - Data transmission: ≥ 4 e-link at 320 Mbps to GBT, SLVS I/O
 - Power < 32 mW/channel (FrontEnd + ADC)
-
- TPC Mode
- MCH Mode

SAMPA Block Diagram

Sensitivity and peaking time control

32 channels





First prototype produced at the end 2014

Testing building block

MPW1: 1 sample, 3 chips

MPW1: sample split in three chips

- Chip1: analog (CSA + shapers), 5 chs
- Chip2: ADC (1 ch) + LVDS Receiver and Transmitter prototypes
- Chip3: full chain (CSA-Shaper-ADC-DSP), 3chs



Second prototype being fabricated now

(presently we are in the tape-out phase)

Full size prototype (FE+ADC+DSP, 32 channels)

11 SLVS output links @ 320 Mbps

Die Size: 9575 x 8985 μm^2 (without scribes)


Engineering run (cheaper!): 10 wafers, >1500 pieces

Packaging: BGA (custom 15x15 mm², 372 balls), 1000 chips (MOC)

Full (FE-ADC-DSP) 32 channels prototype

32 input channels

8944 μm



Output via up to 11 SLVS links


SAMPA Performance

MPW1 test blocks measurement results



&

Simulation for MPW2 full prototype



Pulse shape [20mV/fC, 160 ns, Neg]





Pulse shape vs InputCharge [4mV/fC, 300 ns, Pos]




Pulse shape vs InputCharge [20mV/fC, 160 ns, Neg]




Pulse shape vs InputCharge [30mV/fC, 160 ns, Neg]




Pulse Shape vs Detector Capacitance



4mV/fC, 300 ns, POS




20mV/fC, 160 ns, NEG



No significant effects in the expected range of detector capacitance


FrontEnd: Response [20mV/fC, 160 ns, Neg]




Constant slope up about 100 fC pulses

FrontEnd: Gain linearity [20mV/fC, 160 ns, Neg]


br3_ch3_20N160_2.2eFull_lemo_good



Very good (<.2%) in the 0-80-fC range.
better than 1% in the 80-100 fC range





Noise @4mV/fC 300ns



Noise in the target: $ENC \leq 950 e^- @ 40pF$ ($1600 e^- @ 80pF$)

Noise @20mV/fC 160ns



Simulation: capacitance loading the input pad (die)

Tests: total capacitance:


- ◆ package (5pF, estimated)
- ◆ test board (10pF, measured)
- ◆ discrete capacitor plugged on the board

Noise above the target: $ENC \leq 480 e^- @ 18.5pF$

Removing the unused 80ns shaping option from the circuit should permit a redistribution of the gain along the chain, allowing a significant improvement.

MPW2, Noise @20mV/fC 160ns

20 mV/fC – 160 ns Neg.



**SIMULATION
MPW2**


MPW1-FE: PSRR simulation

SIMULATION
MPW1


RED: 160 ns 30mV/fC

GREEN: 300ns 4mV/fC

Name
dB20((VF("/outp") - VF("/outn")))
dB20((VF("/outp") - VF("/outn")))



MPW1-FE: PSRR measured



Injected a sine in the VDD, PSRR calculated as the ratio between spectral intensity (at the given frequency) of the FFT of Ch3_differential and FFT of VDD measured on pin61 of the chip

RED: 160 ns 30mV/fC


GREEN: 300ns 4mV/fC

Shape of the PSRR reproduced.
Value even a factor 3 worse..
(but not a easy measurement..)

The present of a “bump” in the 50-60MHz region (corresponding to second peak on the simulation) was only visually verified performing a sweep.

Agreement Simulation/Test


PSRR improved in MPW2



20mV/fC neg | 30mV/fC neg | 4mV/fC pos (VDD 1.25V)


**SIMULATION
MPW2**

Name
Vout_AC




**Let's try testing it with a 'real'
detector**

Measurements with GEMs (Bergen)




Sr90 – Beta source


Collimator



Plastic Scintillator


Chip1 carrier board






Measurements with GEMs (Bergen)

MIP using Sr90 – Landau distribution – single pad (6 x 15 mm²) – 7 mm drift







Measurements with GEMs (Bergen)

- Capacitance: single pad + readout pin = 7 pF
- Best case – kapton cable is not used to connect GEM pad and chip1


20 mV/fC gain and 160 ns peaking time




$$\begin{aligned}\text{Chip1 noise} &= \text{sqrt} [(\text{total})^2 - (\text{ADC_buffer})^2] \\ &= \text{sqrt} [(2.1)^2 - (0.45)^2] \\ &= 2.05 \text{ mV} = \mathbf{641 \text{ ENC}}\end{aligned}$$


“ADC”


SAR ADC






ADC: sine wave, 10kHz








ADC: ramp, 10kHz



Dynamic test $v_{in} = 468.750\text{kHz}$ $v_s = 10\text{MHz}$



MPW2 Simulation



Digital, main features

- DSP functionalities fully programmable
- Either triggered or continuous reading operation
- Baseline correction (3 available algorithms)
- Digital shaping filter
- Zero suppression
- Handling the data packaging
- DSP-by-pass (direct streaming of raw data)
- 11 e-links for communication
- Daisy-chaining of chips

Conclusions

- A new ASICs, 32 Ch, Front-end + SAR-ADC + DSP is being produced
- First MPW with single blocks produced and tested
 - Some early prototype problems found and understood.
 - Front-end works, needs some tuning
 - ADC works
- Waiting for the full 32 channels prototype, fabrication is starting right now.

Acknowledging SAMPA's main designers





- Br – USP-Poli: Hugo Hernandez, Bruno Sanches
- No - Bergen: Arild Velure

And several other people involved

(either in design or in testing)

- Br – USP-Poli: W. van Noije, A. Ayala, T. O. Weber, D. Carvalho,
- Br – USP-IF: M. G. Munhoz
- Br – São José: D. Moraes
- Fr – Orsay : P. Russo, V. Chambert, K.M.M., Tun-Lanoë
- No – Bergen: G. J. Tambave
- No – Oslo: S. Musa Mahmood
- Ru – Dubna: A. Piylar, S. Vereschagin, S. Zaporozhets
- Se – Lund: A. Oskarsson

In the different labs...



BACKUP

SAMPA CSA Architecture

