

VMM Update

Venetios Polychronakos Brookhaven National Laboratory

March 9, 2016



Outline

Brief Description of the VMM2

- Changes implemented in the VMM3 Design
- Operation mode for non-ATLAS applications
- VMM2 known problems and workarounds
- VMM2/VMM3 plans
 - Availability of VMM2
 - Plans/schedule/Availability of VMM3
- Closing remarks



- Both Detectors will participate in the trigger as well as providing precision Level1 measurements
- Imposes severe demands throughout the project and in particular on the Front End
- Provides charge and time measurements as well as Trigger Primitives for both
- To accomplish this, the ASIC has four independent data paths



V. Polychronakos, VMM, WBS 1.02.01

DOE/NSF Annual Review, December 15-16, 2015, BNL



Design Parameters/Features

- Dual Polarity
- Adjustable Gain (0.5, 1, 3, 4.5, 6, 9, 12, 16.0 mV/fC)
- Adjustable peaking Time (25, 50, 100, 200 ns)
- Peak Amplitude ADC (10-bit)
- Address in Real Time (Fast OR in effect)
- Prompt 64 channel digitized outputs (6-bit Amplitude) that can be used for more sophisticated trigger algorithms
- Time Detector (resolution <1 ns, 8-bit fine, 12-bit coarse)</p>
- Discriminators with sub-hysteresis
- Neighbor enable logic (channel to channel and across ICs)
- Sparse readout w/smart token passing,
- Threshold trim, built-in calibration, channel mask, analog monitor, temp. sensor, Band Gap Reference, custom sLVS



VMM3 Block Diagram (G. de Geronimo, BNL)



Front-end ASIC for Muon New Small Wheel (4)







- VMM1 (2012) 50 mm² 500k MOSFETs
- (8k/ch.)
- mixed-signal
- 2-phase readout

- **VMM2** (2014) 115 mm²
- > 5M MOSFETs (>80k/ch.)
- planned deep re-design of VMM1
- much higher functionality and
- out complexity than VMM1
 - continuous fully-digital readout
- VMM ASIC is a SoC developed for Muon NSW in ATLAS Phase-I upgrade
- Collaborating with university groups, study is ongoing to use VMM in MDT trigger and readout design in ATLAS Phase-II upgrade

VMM3 (2015-16) 130 mm² > 6M MOSFETs

- L0 handling, SEU-tolerant, SLVS IOs, deeply revised front-end for sTGC signals, various additional functions, various fixes
- input from many collaborating teams with broad range of expertise
- aims at pre-production



VMM3 Pinout - Preliminary

Vddp	Vddp	Vddp	Vss	Vss	Vss	Vss	tdo	Vdd	Vdd	ssad	ssad	ssad	ssad	ddad	ddad	ddad	ddad	+ SE	Π-
Vddp	Vddp	Vddp	Vss	Vss	Vss	Vss	pdo	Vdd	Vdd	Vdd	Vssd	+ CK	BC -	+ CK	τр -	SDI	SDO	cs	SCK
iO	i1	i2	iЗ	Vss	Vss	Vss	mo	Vdd	Vdd	Vdd	Vssd	+ TI	KI -	+ TI	KO -	+ E	NA -	+ CK	6B -
i4	i5	i6	i7	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vssd	+ CK	ТК -	+D	TO -	+ D	T1 -	+CK/	ART-
i 8	i9	i10	i11	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vssd	+ A	RT -	+ CK	DT -	+ 1	0 -	+ t	1 -
i12	i13	i14	i15	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vssd	+ t	2 -	+ 1	3 -	+ 1	4 -	+ t	5 -
i16	i17	i18	i19	Vss	Vss	Vss	Vdd	Vdd	Vssd	Vssd	Vssd	+ 1	6 -	+ 1	7 -	+ 1	8 -	+ t	9 -
i20	i21	i22	i23	Vss	Vss	Vss	Vdd	Vdd	Vssd	+ t	10 -	+ t	11 -	+ t	12 -	+ t	13 -	+ t1	.4 -
i24	i25	i26	i27	Vss	Vss	Vss	Vdd	Vdd	Vssd	+ t	15 -	+ t	16 -	+ t	17 -	+ t	18 -	+ t1	.9 -
i28	i29	i30	i31	Vss	Vss	Vss	Vdd	Vdd	Vssd	+ t	20 -	+ t	21 -	+ t	22 -	+ t	23 -	+ t2	24 -
i32	i 33	i34	i35	Vss	Vss	Vss	Vdd	Vdd	Vddd	+ t	25 -	+ t	26 -	+ t	27 -	+ t	28 -	+ t2	.9 -
i36	i37	i 38	i39	Vss	Vss	Vss	Vdd	Vdd	Vddd	+ t	30 -	+ té	31 -	+ t	32 -	+ t	33 -	+ t3	14 -
i40	i41	i42	i43	Vss	Vss	Vss	Vdd	Vdd	Vddd	+ t	35 -	+ t	36 -	+ t	37 -	+ t	38 -	+ t3	19 -
i44	i45	i46	i47	Vss	Vss	Vss	Vdd	Vdd	Vddd	vddd	Vddc	+ t/	10 -	+ t	41 -	+ t	42 -	+ t4	13 -
i48	i 49	i50	i51	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vddc	+ t	44 -	+ t/	45 -	+ t	46 -	+ t4	17 -
i52	i53	i 54	i55	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vddc	+ t/	18 -	+ t	19 -	+ t	50 -	+ t5	i1 -
i56	i57	i58	i59	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vddc	+ t	52 -	+ t	53 -	+ t	54 -	+ t5	i5 -
i60	i61	i62	i63	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vddc	+ t	56 -	+ t	57 -	+ t	58 -	+ t5	i9 -
Vddp	Vddp	Vddp	Vss	Vss	Vss	Vss	Vdd	Vdd	Vdd	Vdd	Vddc	+ ti	50 -	+ t	51 -	+ t	52 -	+ t6	i3 -
Vddp	Vddp	Vddp	Vss	Vss	Vss	Vss	Vdd	Vdd	Vdd	V ssad	V ssad	V ssad	V ssad	V ddad	V ddad	V ddad	V ddad	+ SE	TB -
1000	10				10		101		10		10	12	44	15	10	17	10	10	20
	Vesp Vesp io i4 i5 i12 i16 i20 i24 i28 i32 i36 i40 i44 i48 i52 i56 i50 vesp Vesp	Vedap Vedap Vedap Vedap 10 11 14 15 18 19 112 113 115 117 120 121 124 125 128 129 132 133 136 137 140 141 143 149 152 153 156 157 160 161 Vedap Vedap	Vidap Vidap Vidap Vidap Vidap Vidap IO II I2 IA IS I6 IB IP I10 II II I2 IA IS I6 IB IP I10 II2 II3 I14 IIC III I2 IA III III IA III III IA III III IA III IIII IA IIII IIII IA IIII IIII IA IIII IIIII IA IIIII IIIIII	Vide Vide <thvide< th=""> Vide Vide <thv< th=""><th>Vadap Vadap Vadap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vasap Vasap Vasap Vasap Vadap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap</th><th>Vadap Vadap Vass Vass Vass Vadap Vadap Vass Vass Vass Vass Id Id Id Id Vass Vass Vass Id Id Id Id Id Id Vass Vass Vass Id Id Id Id</th><th>Vidity Viss <thviss< th=""> Viss Viss <t< th=""><th>Vadap Vadap Vadap Vadap Vass Vas Vass Vass Vass Vass Vass Vass Vass Vas Vass Vas <t< th=""><th>Vadap Vadap Vadap VSS VSS</th><th>vide vide vide</th><th>Vadap Vadap <th< th=""><th>vide vide <thvide< th=""> vide vide <thv< th=""><th>Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<></th></thv<></thvide<></th></th<></th></t<></th></t<></thviss<></th></thv<></thvide<>	Vadap Vadap Vadap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vadap Vasap Vasap Vasap Vadap Vasap Vasap Vasap Vasap Vadap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap Vasap	Vadap Vadap Vass Vass Vass Vadap Vadap Vass Vass Vass Vass Id Id Id Id Vass Vass Vass Id Id Id Id Id Id Vass Vass Vass Id Id Id Id	Vidity Viss Viss <thviss< th=""> Viss Viss <t< th=""><th>Vadap Vadap Vadap Vadap Vass Vas Vass Vass Vass Vass Vass Vass Vass Vas Vass Vas <t< th=""><th>Vadap Vadap Vadap VSS VSS</th><th>vide vide vide</th><th>Vadap Vadap <th< th=""><th>vide vide <thvide< th=""> vide vide <thv< th=""><th>Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<></th></thv<></thvide<></th></th<></th></t<></th></t<></thviss<>	Vadap Vadap Vadap Vadap Vass Vas Vass Vass Vass Vass Vass Vass Vass Vas Vass Vas <t< th=""><th>Vadap Vadap Vadap VSS VSS</th><th>vide vide vide</th><th>Vadap Vadap <th< th=""><th>vide vide <thvide< th=""> vide vide <thv< th=""><th>Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<></th></thv<></thvide<></th></th<></th></t<>	Vadap Vadap Vadap VSS	vide	Vadap <th< th=""><th>vide vide <thvide< th=""> vide vide <thv< th=""><th>Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<></th></thv<></thvide<></th></th<>	vide vide <thvide< th=""> vide vide <thv< th=""><th>Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<></th></thv<></thvide<>	Vede Vede <th< th=""><th>vddg vddg vddg</th><th>vdde vdde vdde</th><th>videp Videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<></th></th<>	vddg	vdde	videp Visep <th< th=""><th>vade vade vade</th><th>vade vade vade</th><th>Notes Value <th< th=""></th<></th></th<>	vade	vade	Notes Value <th< th=""></th<>



BGA 400 pin, 21 x 21 mm, pitch 1 mm



Wafer Reticle Occupancy



19.50 mm



Measured and Expected Noise and Timing Resolution



- ENC as a function of input capacitance
- <1fC even with fast shaping (25 ns) and large input capacitance (200 pF)

Time resolution as a function of amplitude ~ ns resolution and timewalk



Early Tests of VM2







100

10

= 226 pF

Gain 16 mV/fC

-PD + ADC

peak rms (PD)

MOSE

1000

TAC + ADC

TAC rms

TAC rms

100

baseline rms

Q = 30 fC

Several board developments with 1x (ATLAS), 2x (RD-51 SRS), 8x (ATLAS) realised last months allowing the extensive testing







4 Independent Data Paths

Digital Serial out in DDR and two phase clock for 640 Mbps effective bandwidth

- ATLAS mode with adjustable Latency and Level0/1 buffers
- Local, non-ATLAS 4-deep buffer, "test beam mode"
- Address in Real Time (ART), serial out 320 Mbs
- Direct 64 channel out (6-bit amplitudes, serially out 320 Mbps)
- Serial Analog out (both amplitude and time)
 - Can be used with external digitizers, e.g., the SRS Analog card

The VMM is designed for synchronous machines like the LHC, Data driven, Continuous read/write, not responding to triggers.Work around for test beam or traditional fixed target experiments







Main Problems of the VMM2

Several bugs found and corrected in the new design (VMM3) Many improvements were implemented I will describe the three main problems found in the VMM2

- 1. Early saturation limiting the dynamic range by ~20-25%
- 2. Token logic getting out of sync
- 3. ADC problem limiting the resolution to probably 7 or so bits



Early Saturation



Average of Early Saturation



• Early saturation has an average minimum at center channels

Found that many channels saturate earlier than designed (1 V) Problem traced to weak mixed-signal power supply Affects channels in the middle of the 64 channel chain because power distribution is provided at the ends of the chain. Fixed in VMM3



Token Logic out of Sync

Results in many readout problems, multiple data,



Issuing a "SoftReset" after readout restores state machine







LSB lost due to overshoot

Impact of Current Overshoot on ADC





Some results using the SRS "hybrid"

HcharoeCall

Entries 25201

259.1

Mean 410.6

BMS

1000

PDO [ADC counts]

clusterChargeCalib

Entries

Mean

RMS

Prob

D0

 χ^2 / ndf

1200

6394

1363

296.9

89.5 / 85

 47.68 ± 2.04

0.3483

Charge Distribution (all channels - with calibration)



Cluster Charge [ADC counts]

p1 834 ± 9.5 p2 164.5 ± 7.4 p3 234.1±4.3 p4 1460 ± 3.1 p5 181.2 ± 2.7 2000 2500 3000 3500 4000 1500 Cluster Charge [ADC counts] DOE/NSF Annual Review, December 15-16, 2015, BNL

The "mini-2" front end card (Sorin Martoiu) pin compatible with the APV25 hybrids

Measurements by George lakovidis

(Left) Landau distribution before and after calibration and clustering

(Right) ⁵⁵Fe Spectrum

19

U ATLAS

Summary, Plans, Availability of VMM2/3

- VMM2 was produced 1.5 years ago, has been undergoing tests since then
- Several issues uncovered, studied, corrected in VMM3 design
- Work arounds exist for the main Issues
- Ordered additional engineering wafers, die expected this Friday March 11
- Will be packaged by Novapack ~1-2 months
- Samples in modest quantities will be available
- No license issues, anybody can have them
- VMM3 to be submitted this month, die expected 10 weeks later
- ✤ Have ordered 25 additional wafers \rightarrow ~6000 chips
- Samples again should be available