

CRU buffer structure


# 2 type of buffers

- C-RORC DDL
  - the DDL will be used during RUN3 so the software must treat data coming from DDL (CHD v3 + payload)
- CRU
  - the data coming from GBT is not defined yet, but it will be similar to what is available in the DDL (SDH + payload)


# DDL

Software

Receive Report FIFO




PC memory, managed by PHYSMEM



Push




PCI bus



Receive Address FIFO

Firmware

Receiver DMA controller




DDL

D-RORC

# DDL BUFFER structure

31 .....0




page #0

page #1




- info:
- how much data is stored in each page
  - continuation bit (event data is bigger than one page)

# DDL



# DDL how it looks like in memory

(1 DMA ch per DDL)




# CRU ...


similar, but not defined yet

**Software**

**Receive Report FIFO**




**PC memory, managed by PHYSMEM**



**PCI bus**

**Push**



**Receive Address FIFO**


**Firmware**

**Receiver DMA controller**






**DDL**

**D-RORC**



# CRU how it could look like in memory (1)




(1 DMA ch)





# CRU how it could look like in memory (2)

(1 DMA ch)



# CRU BUFFER structure (?)

31 .....0



page #0