



FEATURES

| | |
|--------------------|----------------------------------|
| Process | IBM 8RF_DM 0.13 μm |
| Supply | Single 1.5V |
| Sampling Rate | 10 to 40MS/s |
| DNL @ 40MS/s | < 0.6 LSB |
| INL @ 40MS/s | < 0.8 LSB |
| ENOB @ 40MS/s | 9.1-bit, $F_{IN} = 1\text{MHz}$ |
| | 8.6-bit, $F_{IN} = 20\text{MHz}$ |
| SFDR @ 40MS/s | min 65dB, $F_{IN} = 1$ to 20MHz |
| Power/Channel | 34 mW @ 40MS/s |
| | 26 mW @ 20MS/s |
| ADC Die Area | 0.7 mm ² |
| Prototype Die Area | 3.8 mm ² |




ARCHITECTURE

Pipelined topology with eight 1.5-bit stages followed by a 2-bit stage, since it offers the best compromise in terms of power and area for the speed and resolution required.



DOUBLE SAMPLING



The multiplying digital-to-analogue converters (MDACs) were implemented with switched capacitors using the double sampling principle that removes the need of a sampling phase where the amplifier not needed. This technique relaxes the operational amplifiers speed requirement to half of the one in a conventional implementation, consequently a reduction of around 50% of the power consumption is achieved.



An important draw-back of the double sampling implementation is the introduction of a different timing skew between even and odd samples. This problem was overcome by the insertion of a synchronization switch that makes the sampling circuit skew insensitive.





OPTIMUM SUB-ADC THRESHOLDS

In a 1.5-bit sub-ADC, the standard threshold levels are $\pm \frac{1}{4} V_{REF}$, however the levels that minimize the errors due to capacitor mismatch are $\pm \frac{1}{2} V_{REF}$. Unfortunately these levels are impractical since they would require extremely high precision comparators. A good trade-off for minimizing these errors and still allow the use of low precision comparators is to set the threshold levels to $\pm \frac{3}{8} V_{REF}$ this reduces error caused by capacitor mismatches by 12.5% in each stage, accumulating a total improvement of 24.9% in a 9-stage configuration.



OPTIMIZATION OF TRANSMISSION GATE SWITCHES



The use of transmission gate switches for sampling high bandwidth signals is critical in a low voltage design because of the non-linear trait of their ON resistance. The use of low- V_T transistors with an optimized length enabled a considerable increase of the linearity of the switches and the reduction of the highest harmonic from -68 to -77dB (-72dB in the worst corner).





OPERATIONAL AMPLIFIER

The selected topology for the operational amplifier is a 2-stage OTA with PMOS inputs, gain boosting in the first stage, continuous-time common mode feedback sensed with a resistor/capacitor and biased with an externally regulated Beta-multiplier circuit. The frequency compensation is both indirect and direct with the nulling resistor.

| Sampling frequency | OTA bandwidth | OTA Power | ADC Power |
|--------------------|---------------|-----------|-----------|
| 40 MS/s | 330 MHz | 4 mW | 34 mW |
| 20 MS/s | 280 MHz | 3.1 mW | 26 mW |



TEST RESULTS




| | DNL | INL |
|-----|-------|-------|
| MAX | 0.54 | 0.62 |
| MIN | -0.58 | -0.71 |

TEST CONDITIONS
 $F_s = 40\text{ MS/s}$
 $F_{in} = 1.0071\text{ MHz}$
 $N = 32768$

TEST RESULTS
 $ENOB = 9.07$
 $SINAD = 56\text{ dB}$
 $SFDR = 75\text{ dB}$
 $THD = -70\text{ dB}$


OUTPUT SPECTRUM 1MHz



TEST CONDITIONS
 $F_s = 40\text{ MS/s}$
 $F_{in} = 9.9915\text{ MHz}$
 $N = 32768$

TEST RESULTS
 $ENOB = 8.80$
 $SINAD = 55\text{ dB}$
 $SFDR = 65\text{ dB}$
 $THD = -64\text{ dB}$

OUTPUT SPECTRUM 10MHz



TEST CONDITIONS
 $F_s = 40\text{ MS/s}$
 $F_{in} = 19.989\text{ MHz}$
 $N = 32768$

TEST RESULTS
 $ENOB = 8.63$
 $SINAD = 54\text{ dB}$
 $SFDR = 68\text{ dB}$
 $THD = -65\text{ dB}$

OUTPUT SPECTRUM 20MHz

