## A 16:1 serializer for data transmission at 5 Gbps

Datao Gong<sup>1</sup>, Suen Hou<sup>2</sup>, Zhihua Liang<sup>1</sup>, Chonghan Liu<sup>1</sup>, Tiankuan Liu<sup>1</sup>, Da-Shun Su<sup>2</sup>, Ping-Kun Teng<sup>2</sup>, Annie C. Xiang<sup>1</sup>, Jingbo Ye<sup>1</sup> <sup>1</sup> Department of Physics, Southern Methodist University, Dallas TX 75275, U.S.A. <sup>2</sup> Institute of Physics, Academia Sinica, Taipei 11529, Taiwan

dtgong@physics.smu.edu

## Introduction

Radiation tolerant, high speed and low power serializer ASIC is used for optical link systems in particle physics. Based on a radiation tolerant commercial 0.25 µm silicon-on-sapphire CMOS technology, we designed a 16:1 serializer with a 5 Gbps serial data rate. This ASIC had been submitted for fabrication on **August 3<sup>rd</sup> 2009**. We expect to start the evaluation of this ASIC in lab and radiation environment in November 2009. All results shown here are post-layout simulation.

The serializer is implemented with robust static CMOS logic. A 2.5GHz ring oscillator based PLL is employed as a clock generator. A low power and low jitter 5GHz LC oscillator based PLL prototype for next version of serializer has been implemented on the same chip. More details about this PLL are in poster "The Design of a Low-Power, High- Speed Phase Locked Loop".

## **Features**

- Reference Clock 312.5MHz
- · Input 16 bit LVDS data
- CML output @ 5 Gbps
- Bit error ratio < 10-12
- Single power supply of 2.5V
- Power consumption ~ 500mW
- PLL bandwidth programmable







twepp-09