


FPGA-based Bit-Error-Ratio Tester for SEU-hardened Optical Links

Csaba SOOS, Stéphane DETRAZ, Sérgio SILVA, Paulo MOREIRA,
Spyridon PAPADOPOULOS, Ioannis PAPAKONSTANTINOU,
Christophe SIGAUD, Pavel STEJSKAL, Jan TROSKA

CERN, PH-ESE


Introduction

- Stringent requirements
 - High speed, low power, high reliability, long lifetime etc.
- Harsh environment
 - Noise, radiation etc.
- The answer: Versatile Link and GBT projects




Challenges (1/2)

- Amplitude noise
 - Low-swing signals => reduced SNR
- Phase noise, i.e. Jitter
 - Reduced bit period => less tolerance



Receiver electrical signal




Receiver electrical signal, when the optical signal is attenuated

Challenges (2/2)

- Radiation effects

- Single-Event Upsets in the photodiode and in the receiver subassembly
- In the SEU dominated region, the BER is almost independent from the SNR



Jan Troska et al., "Single-Event Upsets in Photodiodes for Multi-Gb/s Data Transmission", TWEPP 2008, Naxos, Greece


Test methods

- Eye diagram

- Good qualitative measurement
- Difficult to predict the bit error rate
- Used for mask tests (standards)

- Bathtub curve

- Links the jitter performance to the bit error rate
- Ignores the amplitude noise
- Not precise at low bit error rate (extrapolation)



Bit Error Rate testing


- Simple method for evaluating the performance of the entire transmission channel

$$BER = \frac{N_{err}}{N_{bits}}, \text{ when } T \rightarrow \infty$$

- The measurement time depends on the required confidence level and the number of errors observed

$$T = -\frac{\ln(1 - CL)}{BER * R} + \frac{\ln\left(\sum_{k=0}^N \frac{(n * BER)^k}{k!}\right)}{BER * R}$$


T	– measurement time
BER	– target bit error rate
R	– data rate
CL	– confidence level
n	– number of transmitted bits
N	– number of error bits



Motivations to build a custom BERT


- Limitations of the oscilloscope
 - Sampling rate, memory, extrapolation, long measurement time
- We would like to use custom physical layer protocol (GBT)
 - It will allow us to study the performance of the protocol
 - Standard BERT uses pseudo-random bit pattern
- We would like to carry out tests on multiple channels
 - It will reduce the overall test time
 - Standard BERT can typically handle one channel at a time
- Error logging
 - Required for off-line analysis
 - Limited in standard BERT equipments

BERT system architecture



SoC implemented on the ML523 Virtex 5 transceiver evaluation platform

Bit Error Tester – Single Channel



Development platform


ML523 Virtex 5 transceiver
evaluation platform featuring:

XC5VFX100T device


- 8 GTX dual tiles
- 16,000 slices
- 256 DSP48E blocks
- 8,208,000 bits internal memory

+

128 MB DDR2 external memory



Test system



Graphical user interface - Labview

Measurement settings

Stop criteria

Result plots

Channel
Channel 1
Attenuator ID
% GPIB0::2::INSTR
Serial port
% COM1
attDelta
0.5
attMax
12
attMin
3
allowNaN
milliseconds to wait
500

topCriterion
confidence level
0.95
target confidence factor
0.31622
minWords
5.000E+8
minBER
1E-14
maxBER
0.3
stop condition
Systeme
maxTime(s)
180

BER plot
BER
1E+0
1E-2
1E-4
1E-6
1E-8
1E-10
1E-12
1E-14
20.00 17.50 15.00 12.50 10.00 7.50 5.00 2.50 0.00
Attenuation
Line BER
Sys BER

error in (no error)
status code
0
source

error out
status code
1073676294
source
VISA Read in
XBERT_ReadCounters.
vi-


Result file
% C:\Users\csoos\Work\GBT\labview\BERT_curves\result1.dat

STOP



Log file path

Measurement flowchart


- To improve speed, measurements are started from the highest attenuation value
- If a channel cannot acquire lock, it will be masked
- Stop criteria: target BER, confidence factor, time
- Record values: BER bounds, confidence factor, time, average optical power
- The loop is finished, when we reach the target BER on all channels



Results – System and Line BER



Results – Scope vs. BERT



Future work

- Optimize the system for multi-channel readout
 - FPGA resource usage (clock network and PLLs)
 - Labview script
- Implement advanced logging
 - Record erroneous words with timestamp
- Add support for multiple line rates
 - Dynamic reconfiguration of the multi-gigabit transceivers
- Prepare the system for the SEU tests
- Test components in radiation

Conclusion

- Future, radiation-hard optical links will have to meet strict requirements
- The physical layer protocol will have to deal with the radiation induced errors (GBT)
- Bit-Error-Rate testing can be used to characterize the link components quantitatively
- Advanced testing (error logging) can provide insights into how error propagates in the system
- FPGA-based BERT system supporting the above mentioned features has been developed
- Link components are being tested in the lab, and will be tested soon (November 2009) in radiation

Thank You !

System architecture – Virtex 4

