

# Upgrade of the Cold Electronics of the ATLAS HEC Calorimeter for sLHC



Max-Planck-Institut für Physik  
(Werner-Heisenberg-Institut)

## Generic Studies of Radiation Hardness and Temperature Dependence

A. Rudert, D. Dannheim, A. Fischer, A. Hambarzumjan, H. Oberlack, G. Pospelov, O. Reimann, P. Schacht  
Max-Planck-Institut für Physik, Munich, Germany

IEP Kosice, Slovakia; Univ. Montreal, Canada; IEAP Prague, Czech Republic; NPI Rez, Czech Republic

### Hadronic End-cap Calorimeter (HEC) at the Large Hadron Collider (LHC)

**LHC up to 2016:**

- Located at CERN (Geneva, Switzerland)
- Ring with 27 km circumference
- proton-proton collisions at 40 MHz
- 14 TeV center-of-mass energy
- $10^{34}$  cm<sup>-2</sup> s<sup>-1</sup> instantaneous luminosity

**super-LHC (sLHC) from 2016:**

- Upgrade of accelerator and experiments
- $10^5$  cm<sup>-2</sup> s<sup>-1</sup> instantaneous luminosity
- > 10 times higher radiation background
- new readout system foreseen for LAR HEC
- $1.5 < \eta < 3.2$
- 2 End-cap cryostats with 2 wheels each
- > 32 modules per wheel
- > 5236 readout channels

**Radiation Hardness for HEC**

For 10 years at sLHC ( $=10^{15}$  cm<sup>-2</sup> s<sup>-1</sup>)

- Neutrons  $1.5 \cdot 10^{15}$  n / cm<sup>2</sup>
- Photons 50 kGy
- Protons  $1.2 \cdot 10^{12}$  p / cm<sup>2</sup>

**Cold Electronics of the ATLAS HEC Calorimeter**

- Signal amplification and summation electronics operated in liquid argon (LAR) at circumference of HEC wheels inside the cryostats.
- Present electronics designed for operation at irradiation levels expected for the LHC.
- Irradiation levels at sLHC expected factor 10 higher than at LHC: New amplifier system.
- Presently investigation of technological possibilities:
- Emphasis on operation at LAR temperatures ( $-87$  K) and under high irradiation.

### Technology Overview

Transistor	SiGe			Si			GaAs	
	Bipolar HBT			CMOS FET			pHEMT (FET)	
Foundry	IHP	IBM	AMS	AMS	IHP	Triquint	Sirenta	
Process	SGB25 V 250nm	SWLBCMOS 130nm	BICMOS 350nm	BICMOS 350nm	SGB25V 250nm	CFI800 250nm	250nm	
HB Break down voltage	4.7V	3.4V						
MB Break down voltage	3.4V	4.7V						
Type	npn	npn	npn	nmos	nmos	pmos	pHEMT	pHEMT
Emitter area (μm <sup>2</sup> )	0.42	0.12* 1*2	0.12* 1*2	24	10*0.35	350* 0.24	350* 0.24	800*0.4
		0.12* 12*2	0.12* 12*2	48	750* 0.24	750* 0.24		300*0.25
		0.12* 3*4	0.12* 3*4	96				
		0.12* 8*1	0.12* 8*1					
		0.12* 16*6	0.12* 16*6					

HB: High break down  
MB: Medium break down  
HBT: Hetero Bipolar Transistor  
pHEMT: p high electron mobility transistor

### RF measurement of device parameters

Measured in frequency domain (Amplitude, Phase)

- Measurement of reflected & incident voltages with a reference impedance (50Ω system)
- Disadvantage: Calibration has to be done
- Transformable to other parameter sets (h, Z, Y, ...)

**Definition of S-Parameter**

Two-Port Network schematic

$$\begin{pmatrix} b_1 \\ b_2 \end{pmatrix} = \begin{pmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{pmatrix} \begin{pmatrix} a_1 \\ a_2 \end{pmatrix}$$

Short circuit input admittance

$$\frac{1}{R_{sc}} = j\omega(C_{in} + C_{ex}) = \frac{1}{Z_0} \frac{1 - S_{11} - S_{22} - \Delta S}{Z_0(1 + S_{11} + S_{22} + \Delta S)}$$

Current transfer function (current gain)

$$\beta = \frac{-S_{21}}{1 - S_{11} + S_{22} - \Delta S}$$

feedback admittance  $Y_{fb} = \frac{1}{Z_0} \frac{1 - S_{21}}{1 + S_{11} + S_{22} + \Delta S}$

Short circuit output admittance

$$\frac{1}{R_{sc}} = j\omega(C_{out} + C_{ex}) = \frac{1}{Z_0} \frac{1 + S_{11} - S_{22} - \Delta S}{Z_0(1 - S_{11} - S_{22} + \Delta S)}$$

With:  $Z_0 = 50\Omega$ ,  $\Delta S = S_{11}S_{22} - S_{21}S_{12}$

What we gain from S-Parameter measurements:

- Interesting (critical) parameters: Input impedance, gain, output impedance;
- Full characterization in frequency-domain
- Due to Calibration, „40m“ long distance-measurement is possible - „live“-measurement under radiation

### S-Parameter Measurement Setup

Testing up to 37 devices (transistors)

Measuring DC-values and S-parameters

Measurement during neutron irradiation

Frequency Range: 300kHz – 100MHz

Circuitry for transistor measurement

Test Board for 4 transistors

### Neutron Irradiation Setup

Deuterium target (neutron source)

Setup in Cyclotron Hall at Rez

Position (Slot) Number: 1, 2, 3, ..., 11

Integrated Neutron flux density (INF) [n/cm<sup>2</sup>·h]

Neutron flux density spectrum [n/cm<sup>2</sup>·h·eV]

### SiGe HBT – Gummel Plots - Impact of Neutron Irradiation






Loss of current gain due to irradiation for different IHP transistors of same size

The transistors are measured before and after irradiation;

Radiation levels correspond to slot position of the board in the beam;

$I_E$  increases with radiation for low  $U_{BE}$

Small variations in the damage factor for transistors of several sizes & fabrication foundries indicate that present SiGe technologies are quite robust against neutron irradiation up to  $2 \cdot 10^{15}$  n/cm<sup>2</sup>.



### All Technologies – Impact of Neutron Irradiation

Material	SiGe			Si			GaAs	
	Bipolar HBT			CMOS FET			FET	
Foundry	IHP	IBM	AMS	IHP	AMS	Triquint	Sirenta	
Type	npn	npn	npn	nmos	pmos	nmos	pHEMT	
Gain change @ $2 \cdot 10^{15}$ n/cm <sup>2</sup>	3%	2%	5%	2%	3%	3%	2%	1.2*10 <sup>15</sup>
Gain change @ Max.rad. (n/cm <sup>2</sup> )	75%	11%	20%	55%	8%	11%	22%	2%
	$2.2 \cdot 10^{15}$	$(3.6 - 7.8) \cdot 10^{15}$	$2.3 \cdot 10^{15}$	$8 \cdot 10^{15}$	$8 \cdot 10^{15}$	$2.3 \cdot 10^{16}$	$1.2 \cdot 10^{15}$	$2 \cdot 10^{15}$

All values @ 40 MHz

### SiGe – Bipolar AMS Transistors: DC Operation Point – Voltage Correction after Radiation

AMS Transistor A	Irradiation (n/cm <sup>2</sup> )	$U_{BE}$ (V)	$I_B$ (μA)	$U_{CE}$ (V)	$I_C$ (mA)	B	$ S_{21} $ (dB)	Change $I_B$ [%]
2.3*10 <sup>15</sup>	0	0.827	4.64	3.32	2.59	390	17.4	100%
2.4*10 <sup>15</sup>	0	0.799	4.77	2.43	2.43	182	16.5	84%
2.4*10 <sup>15</sup>	0	0.826	112.8	2.31	2.72	24	15.7	100%

@  $2.4 \cdot 10^{15}$  n/cm<sup>2</sup> change of  $U_{BE}$  is significant; for stable  $|S_{21}|$  a correction is necessary


AMS Transistor B	Irradiation (n/cm <sup>2</sup> )	$U_{BE}$ (V)	$I_B$ (μA)	$U_{CE}$ (V)	$I_C$ (mA)	B	$ S_{21} $ (dB)	Change $I_B$ [%]
3.4*10 <sup>15</sup>	0	0.828	8.39	2.53	2.56	309	17.3	100%
3.5*10 <sup>15</sup>	0	0.82	16.9	2.64	2.4	142	16.5	94%
3.5*10 <sup>15</sup>	0	0.829	24.2	2.78	3.22	133	18.3	105%

@  $3.5 \cdot 10^{15}$  n/cm<sup>2</sup> (approximately required), for stable  $|S_{21}|$  no correction is necessary to be done!

AMS transistor A ( $24 \mu\text{m}^2$  emitter area) for different DC operation points & irradiation levels

Voltage level of  $U_{BE}$  is adjusted after irradiation.

- Level of  $I_C$  is approximately similar to the beginning of irradiation
- $I_B$  is much higher after irradiation
- B is significant smaller (see Fig. Loss of current gain during irradiation)
- $|S_{21}|$  is nearly the same
- Radiation effects can be reduced by operation point stabilization.



### RADIATION TEST RESULTS:

- Loss of current gain of at most 6% have been measured for all technologies tested up to the required irradiation level of  $2 \cdot 10^{15}$  n/cm<sup>2</sup> All devices tested are radiation hard.
- A change of the operation point with irradiation is observed for some technologies, in particular for the AMS bipolar devices. A stabilization might be necessary.
- The operation points of the MOS FETs tested are stable under irradiation. Stabilization is not necessary for losses due to irradiation.

### TEMPERATURE RESULTS:

- Gain and operation points of the MOS FETs tested are stable within the required limits of the specifications over a temperature range from room temperature to LAR temperature.
- Large gain variations are observed for all bipolar devices tested over a temperature range from room temperature to LAR temperature. A change of the bias point is necessary for operation at LAR temperature.

### OUTLOOK:

- The IC architecture for sLHC will remain the same as for LHC.
- The basic element of the cold HEC electronics is an integrated chip consisting of eight preamplifiers and two summing amplifiers.
- The concept of 'active pads' is employed: each preamplifier is connected to one pad of the calorimeter cells, the individual signals being amplified.
- The read-out channels are formed by summing signals from 2 / 4 / 8 or 16 pads to the required output granularity with subsequent amplification. This concept results in an optimal signal to noise ratio.
- Next steps: Measurement of transistor behaviour in cold, choice of technology, design of amplifier stages as well as tests of the design criteria:
- IC power consumption should not exceed 200 mW in order to avoid boiling of LAR
- Gain difference between individual preamplifier channels of one IC has to stay below 1%
- Gain difference of a read-out channel between warm and cold not be more than a factor of two
- Noise level should not exceed the present low level
- Dynamic range of the preamplifier has to be 12-bit, that of the summing amplifier 13-bit
- IC has to be safe with respect to potential HV discharges in the gaps of the HEC