
Commissioning and performance of the Preshower off-detector readout electronics in the CMS experiment

G. Antchev^{1,2}, D. Barney¹, W. Bialas¹, R.S. Bonilla Osorio³, K.-F. Chen⁴, C.-M. Kuo⁵, R.-S. Lu⁴, V. Patras⁶, S. Reynaud¹, J.S. Rodriguez Estupinan³, <u>P. Vichoudis¹</u>


CERN, Geneva, Switzerland
 INRNE-BAS, Sofia, Bulgaria
 Universidad de los Andes, Bogotá, Colombia
 National Taiwan University, Taipei, Taiwan
 National Central University, Taipei, Taiwan
 University of Ioannina, Ioannina, Greece

CMS Preshower location & objective

- \checkmark fine grain detector placed in front of the endcap ECAL.
- \checkmark detects photons with good spatial resolution in order to perform π^0 rejection.
- \checkmark comprises ~4300 32-strip silicon sensors (~ 130 000 strips in total).



On-detector electronics readout scheme



On reception of a L1 trigger 3 consecutive samples are:

- recalled from the analog memory
- digitized by 12-bit ADCs (AD41240).
- organized in 299 16-bit word packets (K-chip)
- transmitted through an 800Mbps optical link (GOL).

Introduction

Time t1 t2 t3

The CMS Preshower Data Concentrator Card (ESDCC)

✓ What: multi-FPGA 9U VME boards that read out up to 36 GOL fibres.

- Introduction HW comm. HW+FW comm. Performance Summary
- ✓ How: based around two major FPGA-based components: the 9U VME "host board" & the optical receiving plug-in modules ("optoRx")
- \checkmark 40 ESDCCs (4 VME crates) are used for the readout of the Preshower detector.


 \checkmark The ESDCCs should perform significant data reduction (at least factor of 10) since the total available downstream bandwidth of the central DAQ system is ~8GB/s and the data flow from the detector is ~72GB/s.

 \checkmark The data reduction includes pedestal subtraction, gain adjustment, common mode rejection, bunch crossing identification & threshold application


 \checkmark The required level of data reduction is feasible because the Preshower has relatively low occupancy of 2% (maximum average occupancy)

✓ Developed in collaboration with TOTEM

The CMS Preshower Data Concentrator Card (ESDCC)



The CMS Preshower Data Concentrator Card (ESDCC)



OptoRX FPGAs: Gigabit link reception, Data Reduction/Zero Suppression MRGR FPGA: interface to DAQ SPY FPGAs: raw data spying (on-demand)

Outline

Introduction HW comm. HW+FW comm. Performance Summary

A. Hardware commissioning (after production) of the "host board" & the "optorx" modules

B. Hardware & Firmware commissioning of the ESDCC as a whole

C. Overall performance of the ESDCC (Hardware, Firmware & Software) at CMS

- Introduction HW comm. HW+FW comm. Performance Summary
- \checkmark Motivation: To have a system for the verification of the hardware production.
- ✓ Experience with system comprising modern FPGAs (~1000pin BGA packages) has shown that connectivity tests between components on-board is essential.
- Since the two major components have been developed separately, two independent systems performing connectivity tests have been developed.
- \checkmark Targeted for tests at production site & reception tests at CERN.


To verify one connection line, the line must be toggled from the one end and read/verified on the other end.

To verify one connection line, the line must be toggled from the one end and read/verified on the other end.





To verify one connection line, the line must be toggled from the one end and read/verified on the other end.



To verify one connection line, the line must be toggled from the one end and read/verified on the other end.






To verify one connection line, the line must be toggled from the one end and read/verified on the other end.






CLOSED LOOP: A=FPGA I/O, B=FPGA I/O






CLOSED LOOP: A=FPGA I/O, B=FPGA I/O When bidirectional path, Tx & Rx can be freely defined






CLOSED LOOP: A=FPGA I/O, B=FPGA I/O When bidirectional path, Tx & Rx can be freely defined






CLOSED LOOP: A=FPGA I/O, B=FPGA I/O When unidirectional path, Tx & Rx defined appropriately






OPEN LOOP: A=FPGA I/O, B=connector pin Problem: How to test?




OPEN LOOP: A=FPGA I/O, B=connector pin Solution: Testing in pairs




FPGA

OPEN LOOP: A=FPGA I/O, B=connector pin How: by adding connections (cable or PCB) that close the open loops



OPEN LOOP: A=FPGA I/O, B=connector pin Then: Treated as closed loops




HW comm.

OPEN LOOP: A=FPGA I/O, B=connector pin

Restriction: When unidirectional paths, pairs must be defined appropriately





Which tools are needed?

Introduction HW comm. HW+FW comm. Performance Summary ✓ FPGA Embedded Logic Analyzers through JTAG, part of the FPGA development package.


✓ Typical JTAG FPGA download cable.

How to readout the expected Rx pattern?

- \checkmark Configure the "Tx" FPGA to generate patterns in the output bus.
- \checkmark Configure the "Rx" FPGA to attach a logic analyzer to its input bus.
- ✓ Enable the logic analyzer, trigger in one of the inputs and get results.
- \checkmark Analyze the results & compare with expected.


Connectivity testing - implementation example

Two FPGA example: two unidirectional buses to test Bus A: FPGA1 \rightarrow FPGA2, Bus B: FPGA2 \rightarrow FPGA1



Connectivity testing - implementation example

Phase1:Tx: FPGA1. Rx: FPGA2 (with embedded logic analyzer)




Connectivity testing - implementation example

Phase2: Tx: FPGA2. Rx: FPGA1 (with embedded logic analyzer)


TDO TDI TDO TDI TDO JTAG SOCKET I/O[0] IN[0] I/O[1] IN[1] I/O[2] IN[2] I/O[3] IN[3] I/O[4] I/O[5] I/O[6] I/O[7] IN[4] IN[5] IN[6] IN[7] IN[0] I/O[0] IN[1] I/O[1] I/O[2] I/O[3] I/O[4] I/O[5] I/O[6] IN[2] IN[3] IN[4] IN[5] IN[6] IN[7] 1/0[7] FPGA 1 FPGA 2

Testing in 4 phases (4 different sets of firmware)






Phase1: CLOSED LOOP Tx: MERGER. Rx: SPY1, SPY2, SPY3






Phase2: CLOSED LOOP Tx: VME. Rx: SPY1, SPY2, SPY3, MERGER






Phase3: OPEN LOOP (loopback connections used) Tx: SPY1, SPY2, SPY3. Rx: SPY1, SPY2, SPY3




HW comm. HW+FW comm. Performance Summary


Phase4: OPEN LOOP (loopback connections used) Tx: MERGER. Rx: VME




HW comm. HW+FW comm. Performance Summary

Connectivity testing - VME host board: pictures









HW comm. HW+FW comm. Performance Summary

The FPGA vendor Embedded Logic Analyzer GUI

🖑 Quartus II - [expected.stp*]								
File Edit View Project Assignments Proce	essing Tools Window Help							
results.2008.09.09.stp*	ts.3.stp							
	🖸 🕄 🎄 🔂 🐇 😓 🔲							
log: 2008/04/01 11:39:19 #0	click to insert time bar							
Type Alias Name								
LB[4]								
	_ _							
🔊 Data 🖾 Setup								
auto_signaltap_0								
For Help, press F1	Idle //							

Connectivity testing - VME host board: software

The top level testbench application (LabVIEW)

	TimeAndDate	JTAGDevice	NOErr LM	is WPF DNEX	The second secon	Problems	Runs		OfWiresWithProblems
	2008/03/11 18:35:11	@4: EP1S20			125	0	35	÷0	
	2008/03/11 18:35:13	@6: EP1S20			125	0	35	90	
E	2008/03/11 18:35:15	@8: EP1S20			125	0	35		
EventMonitoringBus1 PASS	2008/03/11 18:35:33	@10: EP1S20	@10: EP1S20 🛛 🔵 🌒 🌒		214	0	35		
EventMonitoringBus3 PASS ReducedDataBus PASS	2008/03/11 18:35:51	@4: EP1S20 @6: EP1S20	1 🔾 🖉		55	0	35		
LocalBus part1 PASS	2008/03/11 18:35:53		1 🔾 🖉		55	0	35		
LocalBus part2 PASS LocalBus part3 PASS	2008/03/11 18:35:55	@8: EP1S20	100		55	0	35		
.ocalBus part4 PASS /MEbus & SLINKbus PASS	2008/03/11 18:35:56	@10: EP1S20	1 🔘 🛛		55	0	35		
SpyMem1 part1 PASS	2008/03/11 18:36:07	@2: EP1C4	100	00	73	0	35		
SpyMem1 part2 PASS SpyMem1 part3 PASS	2008/03/11 18:36:25	@4: EP1S20	100	00	3	0	35		
SpyMem2 part1 PASS SpyMem2 part2 PASS	2008/03/11 18:36:53	@4: EP1S20	100	00	3	0	35		
SpyMem2 part3 PASS	2008/03/11 18:37:20	@4: EP1S20	T 🙆 🖉	00	3	0	35		
SpyMem3 part1 PASS SpyMem3 part2 PASS	2008/03/11 18:36:31	@6: EP1S20	100	o o	3	0	35		
SpyMem3 part3 PASS SpyMem4 part1 PASS	2008/03/11 18:36:59	@6: EP1S20	100	00	3	0	35		
SpyMem4 part2 PASS	2008/03/11 18:37:26	@6: EP1S20	100	a a	3	0	35	-	
SpyMem4 part3 PASS DONE	2008/03/11 18:36:33	@8: EP1S20	- 16 6		3	0	35	-	
	2008/03/11 18:37:00	@8: EP1S20	- 6 6		3	0	35	-	
	2008/03/11 18:37:27	@8: EP1S20	- 16 6		3	0	35	-	
	2008/03/11 18:36:34	@10: EP1S20	- 17 2		3	0	35		
	2008/03/11 18:37:02	@10: EP1520	- 17 2	00			35		
PASSED	2008/03/11 18:37:02	@10: EP1520 @10: EP1520	- 2 2				35		


✓ Efficiency: 97% of connections tested (In total, ~2000 connections)

✓ Test Duration: 300s

✓ Results: Serious problems found in first production – improved the process for final production

HW comm.


Connectivity testing - OptoRx





Connectivity testing - OptoRx: implementation


TWO OPEN LOOPS: 1: FPGA I/O to connector. 2: Optical Receiver to FPGA IN






Connectivity testing - OptoRx: implementation

OPEN LOOP1: Loopback connection




Introduction HW comm. HW+FW comm. Performance Summary Connectivity testing - OptoRx: implementation

OPEN LOOP2: Multichannel optical source needed






Different approach: Develop new Module (pin-to-pin) but with optical transmitters





Testing Scheme: Tx: OPTOTX. Rx: OPTORX




Introduction HW comm. HW+FW comm. Performance Summary

Connectivity testing - OptoRx: pictures

Introduction HW comm. HW+FW comm. Performance Summary



Connectivity testing - OptoRx: software



		[results.2008.09.09.stp*	
Eile Eile	Edit	View Project Assignments	Processing Tools Window Help
		🖉 🍊 🗡 🖻 🖻	
💥 🔮	1	S 🗞 🗐 🕨 🗞 🖌	> 10 O 📐 🗢 😣 👱 💿
🖸 res	ults.21	008.09.09.stp*	
	\$ D	Invalid JTAG cor	ifiguration 💽 🕄 🖾 🕰 🖁 😓 🔛
log: 2	008/09	/09 09:31:37 #0	click to insert time bar
Туре	Alias	Name	-110 -108 -106 -104 -102 -100 -98 -96
\odot			
		⊡- J4	
		J4[11]	
		J4[12]	
		- J4[13]	
		J4[14]	
		J4[15]	
		J4[16]	
		J4[17]	
•		J4[18]	
•		J4[19]	
		- J4[20]	_
•			
🔊 D.	ata 📕	J Setup	
		h-= 0	
💦 auti			
For Help,	press H	1	NUI //

- ✓ Efficiency: 100% of connections tested (out of ~400 connections)
- ✓ Test Duration: 60s
- \checkmark Results: ~5% defective modules found (out of ~150 modules produced)

HW comm.

ESDCC HW & FW commissioning - Concept


- > For the commissioning of the ESDCC, functional tests need to be performed.
- > To verify its functionality, 36-ch optical source needed.
- Instead of real Preshower hardware, the ESDTE (ES Data Traffic Emulator) was developed and used.

ESDTE

✓ What? a multi-FPGA optical VME-based system that drives the ESDCC


- Why? ability of producing special sequences & error conditions (not easy to produce them systematically with real hardware)
 - Data integrity errors
 - Synchronization problems
 - Interrupt packet transmission
 - Do not send a packet (emulate missing triggers)
 - Send a packet w/out trigger (emulate spurious triggers)
- ✓ How? Reusing existing components
 - OptoTx (developed for the OptoRx commissioning)
 - VME host board.

HW comm. HW+FW comm Performance Summary From the ESDCC, by "inverting" its operation ...




ESDTE implementation

... we get the ESDTE!



data taking procedure



Introduction HW comm. HW+FW comm Performance Summary

- ✓ Check the integrity of the ESDCC raw data packets
- ✓ Check the integrity of the ESDCC processed data packets
- ✓ Compare the ESDTE & ESDCC raw data packets
- ✓ Calculate the expected processed data
- ✓ Compare the expected with the received processed data (VME)
- ✓ Compare the expected with the received processed data (SLINK)
- ✓ Report all errors

Note:

The data taking & analysis are repeated several times with different ESDCC settings (The ESDCC is a configurable object)

analysis software (MATLAB)

Juction Options –
Dunch-crossing
Threshold
0)
CONFIGURATION F

- ✓ Test Duration: 60min
- Results: functionality seems fine (some bugs found & corrected).
 all error conditions handled correctly


HW+FV

CMS-ES & ESDCC at CMS - Status

Introduction HW comm. HW+FW comm Performance Summary

- CMS-ES is installed.
- CRAFT09 was mostly with ES+F (1/4 of ES) only while ES-F running privately for ESDCC firmware development.
- Installed 20 ESDCCs on the week of Aug. 17th to complete ES off-detector electronics.
- Since Aug. 28, all 40 ESDCCs are operational at CMS.


EcalPreshower Report Summary Map




ESDCC at CMS - Zero Suppression

Introduction HW comm. HW+FW comm. Performance Summary

ES+F RecHit 1D Occupancy




ESDCC at CMS – Cosmic Ray Detection



ESDCC at CMS - High-rate operation

Trigger rate: ~1kHz cosmics + 100Hz Calibration + ~80kHz random



Introduction HW comm. HW+FW comm. Performance Summary A. Produce "high L"-like payloads during Global Run at high-rates.

<u>Method</u>: by setting some pedestals to zero. <u>Note</u>: similar tests have been done but not during Global Run

B. Perform Raw Data Spying during Global Run at high rates.

<u>Target</u> study the behaviour of the detector (CM noise), verify the Zero Suppression algorithm operation.

SUMMARY

 \checkmark HW commissioning systems for the main components of ESDCC developed.

- Custom connectivity tests applied
- ✤ Allowed testing of the HW at the firm's site & at CERN.
- ✤ Fast, Reliable & Efficient.
- Revealed production problems lead to improvement of final production process

HW+FW comm[™] ✓ HW+FW commissioning system reusing existing components developed.

- ESDCC commissioning in the lab
- ESDCC functionality has been validated
- Revealed reliability issues on few cards & firmware bugs
- ❖ Minimized the integration time at CMS (reception → operation of last 20 cards took around two weeks)

 \checkmark All necessary Preshower readout hardware installed at CMS

- \checkmark Still to replace old production VME host boards with new ones
- ✓ HW+FW+SW performance of the ESDCC with "low L"-like data payloads is satisfactory (cosmics seen, high trigger rate of ~80KHz without problems)
- \checkmark Still to emulate the ESDCC operation with "high L''-like data payloads

Introduction HW comm. HW+FW comn Performance

Summary