

# Commissioning and performance of the Preshower off-detector readout electronics in the CMS experiment

G. Antchev<sup>1,2</sup>, D. Barney<sup>1</sup>, W. Bialas<sup>1</sup>, R.S. Bonilla Osorio<sup>3</sup>,  
K.-F. Chen<sup>4</sup>, C.-M. Kuo<sup>5</sup>, R.-S. Lu<sup>4</sup>, V. Patras<sup>6</sup>, S. Reynaud<sup>1</sup>,  
J.S. Rodriguez Estupinan<sup>3</sup>, P. Vichoudis<sup>1</sup>

1: **CERN**, Geneva, Switzerland

2: **INRNE-BAS**, Sofia, Bulgaria

3: **Universidad de los Andes**, Bogotá, Colombia


4: **National Taiwan University**, Taipei, Taiwan

5: **National Central University**, Taipei, Taiwan

6: **University of Ioannina**, Ioannina, Greece

# CMS Preshower location & objective

- ✓ fine grain detector placed in front of the endcap ECAL.
- ✓ detects photons with good spatial resolution in order to perform  $\pi^0$  rejection.
- ✓ comprises  $\sim 4300$  32-strip silicon sensors ( $\sim 130\,000$  strips in total).



Introduction



HW comm.

HW+FW comm.

Performance

Summary

# On-detector electronics readout scheme



The signals from each strip are:

- amplified, shaped (Delta)
- sampled continuously every 25ns & stored in an analogue memory (PACE-AM)

On reception of a L1 trigger 3 consecutive samples are:

- recalled from the analog memory
- digitized by 12-bit ADCs (AD41240).
- organized in 299 16-bit word packets (K-chip)
- transmitted through an 800Mbps optical link (GOL).

In total, 1208 data links need to be readout

# The CMS Preshower Data Concentrator Card (ESDCC)

- ✓ What: multi-FPGA 9U VME boards that read out up to 36 GOL fibres.
- ✓ How: based around two major FPGA-based components:  
the 9U VME "host board" & the optical receiving plug-in modules ("optoRx")
- ✓ 40 ESDCCs (4 VME crates) are used for the readout of the Preshower detector.
- ✓ The ESDCCs should perform significant data reduction (at least factor of 10) since the total available downstream bandwidth of the central DAQ system is  $\sim 8\text{GB/s}$  and the data flow from the detector is  $\sim 72\text{GB/s}$ .
- ✓ The data reduction includes pedestal subtraction, gain adjustment, common mode rejection, bunch crossing identification & threshold application
- ✓ The required level of data reduction is feasible because the Preshower has relatively low occupancy of 2% (maximum average occupancy)
- ✓ Developed in collaboration with TOTEM

Introduction

HW comm.


HW+FW comm.

Performance


Summary

# The CMS Preshower Data Concentrator Card (ESDCC)

- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary



# The CMS Preshower Data Concentrator Card (ESDCC)



**OptoRX FPGAs:** Gigabit link reception, Data Reduction/Zero Suppression

**MRGR FPGA:** interface to DAQ

**SPY FPGAs:** raw data spying (on-demand)

Introduction

HW comm.

HW+FW comm.

Performance

Summary

Introduction

HW comm.

HW+FW comm.

Performance

Summary

- A. Hardware commissioning (after production) of the "host board" & the "optorx" modules
  
- B. Hardware & Firmware commissioning of the ESDCC as a whole
  
- C. Overall performance of the ESDCC (Hardware, Firmware & Software) at CMS

- ✓ Motivation: To have a system for the verification of the hardware production.
- ✓ Experience with system comprising modern FPGAs (~1000pin BGA packages) has shown that connectivity tests between components on-board is essential.
- ✓ Since the two major components have been developed separately, two independent systems performing connectivity tests have been developed.
- ✓ Targeted for tests at production site & reception tests at CERN.



To verify one connection line, the line must be toggled from the one end and read/verified on the other end.

Introduction

HW comm.

HW+FW comm.

Performance

Summary

# Connectivity testing - concept

To verify one connection line, the line must be toggled from the one end and read/verified on the other end.



Introduction

HW comm.

HW+FW comm.

Performance

Summary

# Connectivity testing - concept

To verify one connection line, the line must be toggled from the one end and read/verified on the other end.



Introduction

HW comm.

HW+FW comm.

Performance

Summary

## Connectivity testing - concept

To verify one connection line, the line must be toggled from the one end and read/verified on the other end.



Introduction

HW comm.

HW+FW comm.

Performance

Summary

# Connectivity testing - concept

To verify one connection line, the line must be toggled from the one end and read/verified on the other end.



Introduction


HW comm.

HW+FW comm.

Performance


Summary

CLOSED LOOP: **A**=FPGA I/O, **B**=FPGA I/O




# Connectivity testing - concept

CLOSED LOOP: **A**=FPGA I/O, **B**=FPGA I/O  
When bidirectional path, Tx & Rx can be freely defined



# Connectivity testing - concept

CLOSED LOOP: **A**=FPGA I/O, **B**=FPGA I/O  
When bidirectional path, Tx & Rx can be freely defined







# Connectivity testing - concept

CLOSED LOOP: **A**=FPGA I/O, **B**=FPGA I/O

When unidirectional path, Tx & Rx defined appropriately





OPEN LOOP: **A**=FPGA I/O, **B**=connector pin  
Problem: How to test?



# Connectivity testing - concept


OPEN LOOP: **A**=FPGA I/O, **B**=connector pin  
Solution: Testing in pairs



# Connectivity testing - concept


OPEN LOOP: **A**=FPGA I/O, **B**=connector pin

How: by adding connections (cable or PCB) that close the open loops



# Connectivity testing - concept


OPEN LOOP: **A**=FPGA I/O, **B**=connector pin  
Then: Treated as closed loops



# Connectivity testing - concept

OPEN LOOP: **A**=FPGA I/O, **B**=connector pin

Restriction: When unidirectional paths, pairs must be defined appropriately



Which tools are needed?

- ✓ FPGA Embedded Logic Analyzers through JTAG, part of the FPGA development package.
- ✓ Typical JTAG FPGA download cable.

How to readout the expected Rx pattern?

- ✓ Configure the "Tx" FPGA to generate patterns in the output bus.
- ✓ Configure the "Rx" FPGA to attach a logic analyzer to its input bus.
- ✓ Enable the logic analyzer, trigger in one of the inputs and get results.
- ✓ Analyze the results & compare with expected.

Introduction

HW comm.

HW+FW comm.


Performance

Summary

# Connectivity testing - implementation example

Two FPGA example: two unidirectional buses to test

Bus A: FPGA1 → FPGA2, Bus B: FPGA2 → FPGA1




- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary



# Connectivity testing - implementation example


Phase1: Tx: FPGA1. Rx: FPGA2 (with embedded logic analyzer)



- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary


# Connectivity testing - implementation example

Phase2: Tx: FPGA2. Rx: FPGA1 (with embedded logic analyzer)



- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary


Testing in 4 phases (4 different sets of firmware)



# Connectivity testing - VME host board: implementation

Phase1: CLOSED LOOP

Tx: MERGER. Rx: SPY1, SPY2, SPY3




Introduction  
HW comm.  
HW+FW comm.  
Performance  
Summary

# Connectivity testing - VME host board: implementation

Phase2: CLOSED LOOP

Tx: VME. Rx: SPY1, SPY2, SPY3, MERGER




- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary

# Connectivity testing - VME host board: implementation

Phase3: OPEN LOOP (loopback connections used)

Tx: SPY1, SPY2, SPY3. Rx: SPY1, SPY2, SPY3




- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary

# Connectivity testing - VME host board: implementation

Phase4: OPEN LOOP (loopback connections used)



Tx: MERGER. Rx: VME



- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary


# Connectivity testing - VME host board: pictures

Introduction  
HW comm.  
HW+FW comm.  
Performance  
Summary





## The FPGA vendor Embedded Logic Analyzer GUI



Introduction  
 HW comm.  
 HW+FW comm.  
 Performance  
 Summary

## The top level testbench application (LabVIEW)

User Mode Expert Mode      Run# 35      Run# Analyzed 35      HostBoard sernum 8600000B4BD78501      Sernum CRC

TimeAndDate	JTAGDevice	NoErr	LMis	WPF	DNEx	Wires	Problems	Runs	NamesOfWiresWithProblems
2008/03/11 18:35:11	@4: EP1S20	●	●	●	●	125	0	35	
2008/03/11 18:35:13	@6: EP1S20	●	●	●	●	125	0	35	
2008/03/11 18:35:15	@8: EP1S20	●	●	●	●	125	0	35	
2008/03/11 18:35:33	@10: EP1S20	●	●	●	●	214	0	35	
2008/03/11 18:35:51	@4: EP1S20	●	●	●	●	55	0	35	
2008/03/11 18:35:53	@6: EP1S20	●	●	●	●	55	0	35	
2008/03/11 18:35:55	@8: EP1S20	●	●	●	●	55	0	35	
2008/03/11 18:35:56	@10: EP1S20	●	●	●	●	55	0	35	
2008/03/11 18:36:07	@2: EP1C4	●	●	●	●	73	0	35	
2008/03/11 18:36:25	@4: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:36:53	@4: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:20	@4: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:36:31	@6: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:36:59	@6: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:26	@6: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:36:33	@8: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:00	@8: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:27	@8: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:36:34	@10: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:02	@10: EP1S20	●	●	●	●	3	0	35	
2008/03/11 18:37:29	@10: EP1S20	●	●	●	●	3	0	35	
		●	●	●	●	0	0	0	

EventMonitoringBus1 ... PASS  
 EventMonitoringBus2 ... PASS  
 EventMonitoringBus3 ... PASS  
 ReducedDataBus ... PASS  
 LocalBus part1 ... PASS  
 LocalBus part2 ... PASS  
 LocalBus part3 ... PASS  
 LocalBus part4 ... PASS  
 VMEbus & SLINKbus ... PASS  
 SpyMem1 part1 ... PASS  
 SpyMem1 part2 ... PASS  
 SpyMem1 part3 ... PASS  
 SpyMem2 part1 ... PASS  
 SpyMem2 part2 ... PASS  
 SpyMem2 part3 ... PASS  
 SpyMem3 part1 ... PASS  
 SpyMem3 part2 ... PASS  
 SpyMem3 part3 ... PASS  
 SpyMem4 part1 ... PASS  
 SpyMem4 part2 ... PASS  
 SpyMem4 part3 ... PASS  
 DONE

**PASSED**

- ✓ Efficiency: 97% of connections tested (In total, ~2000 connections)
- ✓ Test Duration: 300s
- ✓ Results: Serious problems found in first production – improved the process for final production

Introduction

HW comm.

HW+FW comm.


Performance

Summary



TWO OPEN LOOPS:

1: FPGA I/O to connector. 2: Optical Receiver to FPGA IN



Introduction


HW comm.

HW+FW comm.

Performance


Summary

OPEN LOOP1:  
Loopback connection




Introduction  
HW comm.  
HW+FW comm.  
Performance  
Summary

OPEN LOOP2:  
Multichannel optical source needed



Different approach:

Develop new Module (pin-to-pin) but with optical transmitters



Introduction

HW comm.

HW+FW comm.


Performance

Summary

Testing Scheme:

Tx: OPTOTX.

Rx: OPTORX



Introduction

HW comm.


HW+FW comm.

Performance



Summary



- Introduction
- HW comm.
- HW+FW comm.
- Performance
- Summary



# Connectivity testing - OptoRx: software



- ✓ Efficiency: 100% of connections tested (out of ~400 connections)
- ✓ Test Duration: 60s
- ✓ Results: ~5% defective modules found (out of ~150 modules produced)


Introduction  
HW comm.  
HW+FW comm.  
Performance  
Summary

- For the commissioning of the ESDCC, functional tests need to be performed.
- To verify its functionality, 36-ch optical source needed.
- Instead of real Preshower hardware, the ESDTE (ES Data Traffic Emulator) was developed and used.


## ESDTE

- ✓ What? a multi-FPGA optical VME-based system that drives the ESDCC
- ✓ Why? ability of producing special sequences & error conditions  
(not easy to produce them systematically with real hardware)
  - Data integrity errors
  - Synchronization problems
  - Interrupt packet transmission
  - Do not send a packet (emulate missing triggers)
  - Send a packet w/out trigger (emulate spurious triggers)
- ✓ How? Reusing existing components
  - OptoTx (developed for the OptoRx commissioning)
  - VME host board.


From the ESDCC, by "inverting" its operation ...



... we get the ESDTE!



# data taking procedure




**Note1:**  
Variable trigger rate  
(based on trigger source)

**Note2:**  
Max Pattern Length=512 ev.  
(due to memory size)

- ✓ Check the integrity of the ESDCC raw data packets
- ✓ Check the integrity of the ESDCC processed data packets
- ✓ Compare the ESDTE & ESDCC raw data packets
- ✓ Calculate the expected processed data
- ✓ Compare the expected with the received processed data (VME)
- ✓ Compare the expected with the received processed data (SLINK)
- ✓ Report all errors

**Note:**

The data taking & analysis are repeated several times with different ESDCC settings (The ESDCC is a configurable object)




✓ Test Duration: 60min

✓ Results: functionality seems fine (some bugs found & corrected).  
all error conditions handled correctly



- CMS-ES is installed.
- CRAFT09 was mostly with ES+F (1/4 of ES) only while ES-F running privately for ESDCC firmware development.
- Installed 20 ESDCCs on the week of Aug. 17th to complete ES off-detector electronics.
- Since Aug. 28, all 40 ESDCCs are operational at CMS.

EcalPreshower Report Summary Map



Introduction


HW comm.


HW+FW comm.

Performance

Summary


### ES+F RecHit 1D Occupancy





# ESDCC at CMS - High-rate operation

Trigger rate:  $\sim 1\text{kHz}$  cosmics + 100Hz Calibration +  $\sim 80\text{kHz}$  random



**Note:** The payload size is compatible with low  $L$  (only cosmics & noise are producing signals)

- Introduction
- HW comm.
- HW-FW comm.
- Performance
- Summary

A. Produce “high  $L$ ”-like payloads during Global Run at high-rates.

Method: by setting some pedestals to zero.

Note: similar tests have been done but not during Global Run

B. Perform Raw Data Spying during Global Run at high rates.

Target

study the behaviour of the detector (CM noise),  
verify the Zero Suppression algorithm operation.

- ✓ HW commissioning systems for the main components of ESDCC developed.
  - ❖ Custom connectivity tests applied
  - ❖ Allowed testing of the HW at the firm's site & at CERN.
  - ❖ Fast, Reliable & Efficient.
  - ❖ Revealed production problems - lead to improvement of final production process
- ✓ HW+FW commissioning system reusing existing components developed.
  - ❖ ESDCC commissioning in the lab
  - ❖ ESDCC functionality has been validated
  - ❖ Revealed reliability issues on few cards & firmware bugs
  - ❖ Minimized the integration time at CMS  
(reception → operation of last 20 cards took around two weeks)
- ✓ All necessary Preshower readout hardware installed at CMS
- ✓ Still to replace old production VME host boards with new ones
- ✓ HW+FW+SW performance of the ESDCC with "low  $\mathcal{L}$ "-like data payloads is satisfactory (cosmics seen, high trigger rate of  $\sim 80\text{KHz}$  without problems)
- ✓ Still to emulate the ESDCC operation with "high  $\mathcal{L}$ "-like data payloads

Introduction

HW comm.

HW+FW comm.

Performance

Summary