

Monolithic Active Pixel Sensors (MAPS):

Spinoff: Interdisciplinary Applications, biomedical, ...

Partnerships: GIS IN2P3/Photonis & GIS IN2P3/SAGEM & Ohio University & Michigan University...

TWEPP 2009



irfu CCC saclay

10 k Frames per Second Readout MAPS for the EUDET Beam Telescope

Christine Hu-Guo (IPHC)

on behalf of IPHC (Strasbourg) & IRFU (Saclay) collaboration

<u>Outline</u>

- ✤ EUDET JRA1 Pixellised Beam Telescope Design & Specifications
- ✤ MAPS (Monolithic Active Pixel Sensors) Development
- ✤ MIMOSA26 Sensor Design
- ✤ Preliminary Test Results
- ✤ Summary & Perspectives





EUDET: Detector R&D towards the International Linear Collider

- EUDET supported by the European Union in the 6th Framework Programme
 - Provide to the scientific community an infrastructure aiming to support the detector R&D for the ILC
 - ⇒ JRA1 (Joint Research Activity): High resolution pixellised beam telescope
 - Two arms each equipped with three layers of pixel sensors (MIMOSA)
 - DUT is located between these arms and moveable via X-Y table



- ♦ Final telescope:
 - High extrapolated resolution ~< 2 μm
 - Large sensor area ~ 2 cm², in one dimension it has to be larger than 20 mm
 - High binary read-out speed ~ 10 k frame/s
 - Hit density: up to 10⁶ hits/s/cm², Running at DESY, (CERN SPS)
- Research motivation to develop a new generation MAPS



Demonstrator telescope using MIMOSA with analogue read-out (2007)

21-25/09/2009

Development of MAPS for Charged Particle Tracking

In 1999, the IPHC CMOS sensor group proposed the first CMOS pixel sensor (MAPS) for future vertex detectors (ILC)

- Solutions of MAPS have emerged since then
- Solution Sector Sec

Original aspect: integration sensitive volume (EPI layer) and front-end readout electronics on the same substrate

- Charge created in EPI, excess carries propagate thermally, collected by N_{WELL}/P_{EPI}, with help of reflection on boundaries with P-well and substrate (high doping)
 - Q = 80 e⁻h / μm → signal < 1000 e⁻
- Scompact, flexible
- 🤄 EPI layer ~10–15 μm thick
 - thinning to ~30–40 μm permitted
- Standard CMOS fabrication technology
 - Cheap, fast multi-project run turn-around
- Soom temperature operation



→ Attractive balance between granularity, material budget, radiation tolerance, read out speed and power dissipation

BUT

- \lor Very thin sensitive volume \rightarrow impacts signal magnitude (mV!)
- Sensitive volume almost un-depleted \rightarrow impacts radiation tolerance & speed
- \bigcirc Commercial fabrication (parameters) \rightarrow impacts sensing performances & radiation tolerance
- \lor N_{WELL} used for charge collection \rightarrow restricts use of PMOS transistors

Achieved Performances with Analogue Readout

MAPS provide excellent tracking performances

- Solution States Sta
 - ENC ~10-15 e⁻ , S/N > 20-30 (MPV) at room temperature
- \backsim Single point resolution ~ μ m, a function of pixel pitch
 - ~ 1 μ m (10 μ m pitch), ~ 3 μ m (40 μ m pitch) \rightarrow analogue output!
- Section Radiation tolerance:
 - Ionising radiation tolerance: O(1 M Rad)
 - Non ionising radiation tolerance: $2x10^{12} N_{eq}/cm^2$ (20 µm pitch) $\rightarrow 10^{13} N_{eq}/cm^2$ (10 µm pitch)
- System integration
 - Thinning (via STAR collaboration at LBNL) ~50 μm, expected to ~30-40 μm
 - Development of ladder equipped with MIMOSA chips (< 0.3% X_o, coll. with LBNL)
 - Edgeless dicing / stitching → alleviate material budget of flex cable

MAPS: Final chips:

- MIMOTEL (2006): ~66 mm², 65k pixels, 30 μm pitch
 EUDET Beam Telescope (BT) demonstrator
- MIMOSA18 (2006): ~37 mm², 262k pixels, 10 μm pitch
 High resolution EUDET BT demonstrator
- MIMOSTAR (2006): ~2 cm², 204k pixels, 30 μm pitch Test sensor for STAR Vx detector upgrade
- LUSIPHER (2007): ~40 mm², 320k pixels, 10 μm pitch Electron-Bombarded CMOS for photon and radiation imaging detectors
- □ BUT: moderate readout speed for larger sensors with smaller pixel pitch!



M18

THE REPORT OF CARDING PARTY OF THE PARTY OF

MIMOSTAR

Chip dimension: ~2 cm²



MIMOTEL

TWEPP 2009

IRFU - IPHC christine.hu@ires.in2p3.fr

LUSIPHER

MAPS performance Improvement



R&D on high readout speed, low noise, low power dissipation, highly integrated signal processing architecture with radiation tolerance

Architecture of pixel array organised in // columns read out:

- Pre-amp and CDS in each pixel
- A/D: 1 discriminator / column (offset compensation)
- Power vs Speed
 - > Power → Readout in a rolling shutter mode
 - Speed → All pixels belonging to the same row are read out simultaneously
- MIMOSA8 (2004), MIMOSA16 (2006), MIMOSA22 (2007/08)

2 Zero suppression logic:

- Reduce the raw data flow of MAPS
- Data compression factor ranging from 10 to 1000, depending on the hit density per frame

B Serial link transmission wi<u>th clock recovery</u>

SUZE-01 (2007), see poster A. HIMMI







21-25/09/2009

TWEPP 2009

Prototype (2008-2009)

See poster I. VALIN

IRFU - IPHC christine.hu@ires.in2p3.fr

6

MIMOSA22 & SUZE-01 Test Results

MIMOSA22: (15 μm EPI) 136 x 576 pixels + 128 column-level discriminators

Thereshold distribution [m/v 8192

0.1389

0.2366

1.11e-016

288.4 + 4.2

 0.1319 ± 0.002

0 2204 ± 0 002

0.22 mV

Entrie

- Laboratory test: P
 - Temporal Noise: 0.64 mV → 12 e⁻

300

200

150

100

50

-2 -1 0 1 2

Fixed pattern noise

FPN 0 22 mV → 4 e

8192

0.6714

0.0980

977.5 ± 16.3

0.6445 ± 0.000

0.02783 ± 0.0003

0.64 mV

Noise distribution [mV

Beam test at CERN SPS (120 GeV pions)



■ SUZE-01:

Temporal noise

1000

800

600-

400

200

0.4 0.6 0.8 1 1.2 1.4 1.6

- besign performances tested at the nominal frequency with safety margin of 20%, at room Temp
 - No pattern encoding error, can handle > 100 hits/frame at rate ~200 ns per pixel row
- Still to do : improve radiation tolerance (SEU, SEL) of digital circuits (including memories)

MIMOSA26: 1st MAPS with Integrated \emptyset



MIMOSA26: Pixels Analogue Output Test Results

Analogue response studied for 8 different sensors :



Charge Collection Efficiency (CCE) with ⁵⁵Fe source : comparison with MIMOSA22

Cluster Size	seed	2x2	3x3	5×5
MIMOSA26	22 %	55 %	73 %	83 %
MIMOSA22	22 %	58 %	75 %	86 %

- ♦ All pixels are alive (none is dead !)
- ℽ Noise is uniform across the ~2 cm² sensitive area
- Satisfactory operation from 80 MHz (nominal) down to 20 MHz (and below)
- ✤ Noise and CCE performances are ~ identical to those of MIMOSA-22
- Sensors exhibit similar behaviours

Discriminators Output Test Results

Digital output studied on 21 (15 + 6) different sensors :

- Noise performance assessed separately for each of the 4 groups of 288 columns (nominal r.o. speed)
- S All discriminators are operational at nominal speed (and below)



- Solution States Sta
- Results are ~ identical to MIMOSA-22 values

Studied on 15 (80 MHz) + 6 (20 MHz) different sensors :

example of sub-array A of chip-6 :



- Subscription № Subscriptin № Subscription № Subscription № Subscription № Sub
- Solution State State
- Second Second
- So → 20 MHz: pixel noise A discri. Noise Y ⇒ mild overall change
- → Array of 660,000 pixels coupled to 1152 discriminators works ~ as expected

21-25/09/2009

Zero-Suppression & Output Memories Test Results

Functionality tests:

- Encoding addresses (line, column) of the hit function (systematic and randomly),
- Encoding of the states (0 to 9 STATES) in all column positions of the 18 banks (systematic and randomly),
- Encoding of the shape of the state: 1 to 4 consecutive pixels (systematic and randomly),
- Schecking of the continuity between blocks,
- Encoding patterns with more than 9 states detected (overflow)
- ✤ Working Frequency range: 10 MHz to 115 MHz.
- Output modes: 2 outputs 80 MHz, 1 Output 80 MHz, 2 outputs 40 MHz.
- 3 critical patterns tested 7 millions times without errors
- Robustness test: 199 frames x 10 000 random patterns test at 80 MHz without errors.

Zero-suppression + output memories behave as expected

Full Chain (Pixels + ADC + Ø + Data Transmission) Test Results

Full chain signal delivery studied on several different sensors :

 \backsim Ex: without illumination chip-24 output for 5 N threshold (**1000 frames**), 80 MHz, 20 $^{\circ}$ C



Solution Soluti Solution Solution Solution Solution Solution Solution S

Discriminator Threshold		4 N	5 N	6 N	8 N	10 N	12 N
(N _{pix} > Threshold) / N _{Pix_total}	(10-4)	< 4	~1.1	~0.45	0.07	0.014	0.003

♦ Varying the operation T from +20 $^{\circ}$ to +40 $^{\circ}$ → essentially no change

MIMOSA26: Beam Test at CERN SPS 120 GeV (pions)

Telescope made of 6 MIMOSA26 chips running at nominal speed

- It tracks particles in beam with high efficiency (about 80% of the triggers lead to a good track quality).
- This performance demonstrates that Mimosa26 sensor is appropriate for a beam telescope.
- Solution The detailed characterization is ongoing.
- Beam profile for 80 000 correlated tracks on the 5 reference planes
- ✓ Threshold at 8N
- Triggered by a scintillator of 7 x 7 mm²

Preliminary test results from the EUDET collaboration:

- S MIMOSA26 chips mounted as DUT in the EUDET BT demonstrator in July
- ST tracks reconstructed in the 3 planes
- → Residues compatible with $\sigma_{sp} \sim 3.5-4 \, \mu m$



TWEPP 2009

MIMOSA26: Beam tests





6 MIMOSA17 as reference planes, 3 MIMOSA26 (120 μm) as DUT

6 MIMOSA26: 5 reference planes, 1 DUT

21-25/09/2009

TWEPP 2009

Summary + Perspectives

The First reticule size MAPS with binary output and integrated zero suppression logic has been designed and fabricated

- Small pitch pixel (18.4 μ m), Large sensitive area (> 2 cm²)
- ℅ High binary read-out speed : ~10 K frames/s
- → 2D MAPS have reached necessary prototyping maturity for real scale applications:
- STAR vertex detector upgrade: MIMOSA26x1.7 (may also equip EUDET BT, ~50 μm)
- Section 4.1.1.1.2.4.4.1.1.2.4.4.1.1.2.4.4.1.1.2.4.4.1.1.2.4.4.1.1.2.4.1.2.4.

The emergence of fabrication processes with depleted epitaxy / substrate opens the door to :

- Substantial improvements in read-out speed and non-ionising radiation tolerance
 - Non-ionising radiation tolerance up to 10¹⁴ N_{eq}/cm² is expected
- Super LHC → "Large pitch" applications → trackers (e.g. Super LHC)

Translation to 3D integration technology :

- Sesorb most limitations specific to 2D MAPS
 - T type & density, peripheral insensitive zone, combination of different CMOS processes
- Solution Offer an improved read-out speed : O(μs) !
- Many difficulties to overcome (ex. heat, power)
- R&D in progress \rightarrow 2009/10 important step for validation of this promising technology

⇒ See talk of W. Dulinski on session B3
 ⇒ See talk of Y. Fu on Poster session

21-25/09/2009

Readout Chain: Pixel



TWEPP 2009

Readout Chain: Pixel + discriminator



See Ref. Y. Degerli et al, IEEE, Trans. Nucl. Sci. vol.52, No. 6, pp. 3186-3193, Dec. 2005



Column-level Double Sampling (DS)→ reduce pixel to pixel dispersion (FPN)

- Discriminator design considerations:
 - Small input signal → Offset compensated amplifier stages
 - 🤟 Pitch: 16.4 μm (pixel pitch: 18.4 μm)
 - S A/D conversion time = row read out time (~160 200 ns)
 - 𝔅 1152 discriminators → Low power consumption (~230 µW/discriminator)

 Reference voltages (threshold) & clamping voltage are analogue signals which have to apply to 1152 discriminators (~2 cm long line)

- Have to consider RC distribution line + successive charge rejections
- Seven an ideal voltage source CANNOT provide stable references
 - Need stable signals during "RD" & "CALIB" periods
 - Ex. RD (3 CK → ~ 30 ns)
- → 1152 discriminators are divided into 4 groups, 4 bias DAC
 - > compensate process dispersions of discriminators

- Connected to column-level discriminators outputs
- Zero suppression is based on row by row sparse data scan readout
- See poster: A. Himmi et al. "A Zero Suppression Micro-Circuit for Binary Readout CMOS Pixel Sensors"



MIMOSA25 in a high resistivity epitaxial layer



Landau MP (in electrons) versus cluster size

20 μ m pitch, + 20 °C, self-bias diode @ 4.5 V, 160 μ s read-out time

- Fluence ~ $(0.3 / 1.3 / 3.)10^{13} n_{eq}/cm^2$
- *Tolerance improved by > 1 order of mag.*
- Need to confirm ε_{det} (uniformity !) with beam tests

Using 3DIT to improve MAPS performances

3DIT are expected to be particularly beneficial for MAPS :

- Sombine different fabrication processes
- Second March Second Security Resorb most limitations specific to 2D MAPS
- Split signal collection and processing functionalities, use best suited technology for each Tier :
 - Solution System → Epitaxy (depleted or not), deep N-well ? → ultra thin layer → $X_0 \Psi$
 - 𝔅 Tier-2: analogue signal processing → analogue, low I_{leak} , process (number of metal layers)
 - Solution Tier-3: mixed and digital signal processing
 - ✤ Tier-4: data formatting (electro-optical conversion ?)

→ Run in Chartered - Tezzaron technology

- 130 nm, 2-Tier run with "high"-res substrate (allows m.i.p. detection)
 - Tier A to tier B bond → Cu-Cu bond
- ℽ 3 D consortium: coordinated by FermiLab
 - FermiLab
 - INFN
 - IN2P3-IRFU
 - Univ. of Bonn
 - CMP

21-25/09/2009



digital process (number of metal layers) feature size → fast laser driver, etc.

Readout Path: Pixel

See Ref. A. Dorokhov et al., TWEPP-07 CERN-2007-007 proceeding pp. 423-427 Vdd! **Negative feedback** PWR On **CDS** (Correlated Double M6 M5 & M7 low-pass M4 Sampling): Clamping V clp filter Suppress fixed pattern Decrease the OP МЗ noise (FPN) point variation due to M9 process dispersion ⊣⊑ м₅ **M**10 Self biased diode Μ7 **M8 M5 Enclosed Layout** diff/Nwell **Transistor** SIct Row D- M11 📐 M2 Minimise leakage -> Gr node current Nwell/Pepi Slct Gr M12 I**↓** M1 - Pix Out Gnd! ↓ Key element for charge collection Output stage: SF (M10) **Optimisation dimension & geometry** -1 column split into 36 **Replace thick oxide surrounding Nwell** groups diode \rightarrow thin oxide for tolerance to → Reduce SW cap. **Ionising radiation** Modified CS Amplifier: M2 input transistor, M3 & ONLY NMOS transistors can be used, since any additional M4 load, M4 for biasing M3 N-well used to host PMOS transistors would compete for AC Gain improved \geq charge collection with the sensing N-well diode DC Gain & operating point unchanged Resistant to process variation

21-25/09/2009

TWEPP 2009







- N, M, Memory capacity and readout speed depend on hit density
 - \rightarrow N = 6, M = 9, Memory ~ 40 Kbits, Read-out Freq.: 80, up to 160 MHz

