

# Monolithic Active Pixel Sensors (MAPS): A Long Term R&D




## ■ Main objective: ILC, with staggered performances

↳ MAPS applied to other experiments with intermediate requirements

### EUDET 2007/2009

#### Beam Telescope



#### ■ FP6 EUDET Project (DESY-Hamburg, Germany)

- ⊗ Surface 6 x 2 cm<sup>2</sup>
- ⊗ Read-out speed A. 20 MHz → D. at 100 MHz
- ⊗ Temp. & Power: No constraints

#### ■ STAR Experiment (RHIC – Brookhaven, USA)

- ⊗ Surface ~1600 cm<sup>2</sup>
- ⊗ Read-out speed A. 50 MHz → D. up to 250 MHz
- ⊗ Temp. & Power 30°C, ~100mW/cm<sup>2</sup>

#### ■ CBM Experiment (GSI – Darmstadt, Germany)


- ⊗ Surface ~500 cm<sup>2</sup>
- ⊗ Read-out speed D. 15 x 10<sup>9</sup> pixels/sensor/s
- ⊗ Rad Tol 1 MRad, > 10<sup>13</sup> N<sub>eq</sub>/cm<sup>2</sup>

#### ■ ILC Experiment

- ⊗ 5-6 layers of detection ~3000 cm<sup>2</sup>
- ⊗ Read-out speed D. 15 x 10<sup>9</sup> pixels/sensor/s
- ⊗ Temp. & Power 30°C, ~100 mW/cm<sup>2</sup>
- ⊗ Rad Tol ~300 kRad, ~10<sup>12</sup> N<sub>eq</sub>/cm<sup>2</sup>


### STAR 2010

#### Solenoidal Tracker at RHIC




### CBM 2012

#### Compressed Baryonic Matter



### ILC >2012

#### International Linear Collider



➔ Spinoff: Interdisciplinary Applications, biomedical, ...

- Partnerships: GIS IN2P3/Photonis & GIS IN2P3/SAGEM & Ohio University & Michigan University...

# ***10 k Frames per Second Readout MAPS for the EUDET Beam Telescope***

*Christine Hu-Guo (IPHC)*



*on behalf of IPHC (Strasbourg) & IRFU (Saclay) collaboration*

## **Outline**

- ❖ *EUDET – JRA1 Pixellised Beam Telescope Design & Specifications*
- ❖ *MAPS (Monolithic Active Pixel Sensors) Development*
- ❖ *MIMOSA26 Sensor Design*
- ❖ *Preliminary Test Results*
- ❖ *Summary & Perspectives*

# EUDET: Detector R&D towards the International Linear Collider

- *EUDET supported by the European Union in the 6th Framework Programme*
  - ↳ *Provide to the scientific community an infrastructure aiming to support the detector R&D for the ILC*
  - ↳ *JRA1 (Joint Research Activity): High resolution pixellised beam telescope*
    - *Two arms each equipped with three layers of pixel sensors (MIMOSA)*
    - *DUT is located between these arms and moveable via X-Y table*



Demonstrator telescope  
using MIMOSA with analogue read-out (2007)

## ↳ Final telescope:

- *High extrapolated resolution  $\sim < 2 \mu\text{m}$*
  - *Large sensor area  $\sim 2 \text{ cm}^2$ , in one dimension it has to be larger than 20 mm*
  - *High binary read-out speed  $\sim 10 \text{ k frame/s}$*
  - *Hit density: up to  $10^6 \text{ hits/s/cm}^2$ , Running at DESY, (CERN SPS)*
- ➔ *Research motivation to develop a new generation MAPS*

# Development of MAPS for Charged Particle Tracking

- **In 1999, the IPHC CMOS sensor group proposed the first CMOS pixel sensor (MAPS) for future vertex detectors (ILC)**

- ↳ Numerous other applications of MAPS have emerged since then
- ↳ ~10-15 HEP groups in the USA & Europe are presently active in MAPS R&D

- **Original aspect: integration sensitive volume (EPI layer) and front-end readout electronics on the same substrate**

- ↳ Charge created in EPI, excess carriers propagate thermally, collected by  $N_{WELL}/P_{EPI}$ , with help of reflection on boundaries with P-well and substrate (high doping)

- $Q = 80 e^-h / \mu m \rightarrow \text{signal} < 1000 e^-$

- ↳ Compact, flexible


- ↳ EPI layer ~10–15  $\mu m$  thick

- thinning to ~30–40  $\mu m$  permitted

- ↳ Standard CMOS fabrication technology

- Cheap, fast multi-project run turn-around

- ↳ Room temperature operation



- ➔ **Attractive balance between granularity, material budget, radiation tolerance, read out speed and power dissipation**

BUT

- ↳ Very thin sensitive volume  $\rightarrow$  impacts signal magnitude (mV!)

- ↳ Sensitive volume almost un-depleted  $\rightarrow$  impacts radiation tolerance & speed

- ↳ Commercial fabrication (parameters)  $\rightarrow$  impacts sensing performances & radiation tolerance


- ↳  $N_{WELL}$  used for charge collection  $\rightarrow$  restricts use of PMOS transistors



# Achieved Performances with Analogue Readout


## ■ MAPS provide excellent tracking performances

- ↪ Detection efficiency  $\sim 100\%$ 
  - ENC  $\sim 10-15 e^-$ ,  $S/N > 20-30$  (MPV) at room temperature
- ↪ Single point resolution  $\sim \mu\text{m}$ , a function of pixel pitch
  - $\sim 1 \mu\text{m}$  (10  $\mu\text{m}$  pitch),  $\sim 3 \mu\text{m}$  (40  $\mu\text{m}$  pitch)  $\rightarrow$  analogue output!
- ↪ Radiation tolerance:
  - Ionising radiation tolerance:  $O(1 \text{ M Rad})$
  - Non ionising radiation tolerance:  $2 \times 10^{12} N_{\text{eq}}/\text{cm}^2$  (20  $\mu\text{m}$  pitch)  $\rightarrow 10^{13} N_{\text{eq}}/\text{cm}^2$  (10  $\mu\text{m}$  pitch)
- ↪ System integration
  - Thinning (via STAR collaboration at LBNL)  $\sim 50 \mu\text{m}$ , expected to  $\sim 30-40 \mu\text{m}$
  - Development of ladder equipped with MIMOSA chips ( $< 0.3\% X_0$ , coll. with LBNL)
  - Edgeless dicing / stitching  $\rightarrow$  alleviate material budget of flex cable



## MAPS: Final chips:

- ↪ MIMOTEL (2006):  $\sim 66 \text{ mm}^2$ , 65k pixels, 30  $\mu\text{m}$  pitch  
EUDET Beam Telescope (BT) demonstrator
- ↪ MIMOSA18 (2006):  $\sim 37 \text{ mm}^2$ , 262k pixels, 10  $\mu\text{m}$  pitch  
High resolution EUDET BT demonstrator
- ↪ MIMOSTAR (2006):  $\sim 2 \text{ cm}^2$ , 204k pixels, 30  $\mu\text{m}$  pitch  
Test sensor for STAR Vx detector upgrade
- ↪ LUSIPHER (2007):  $\sim 40 \text{ mm}^2$ , 320k pixels, 10  $\mu\text{m}$  pitch  
Electron-Bombarded CMOS for photon and radiation imaging detectors




□ BUT: moderate readout speed for larger sensors with smaller pixel pitch!

# MAPS performance Improvement

→ R&D on high readout speed, low noise, low power dissipation, highly integrated signal processing architecture with radiation tolerance


## ① Architecture of pixel array organised in // columns read out:

- Pre-amp and CDS in each pixel
- A/D: 1 discriminator / column (offset compensation)
- Power vs Speed
  - Power → Readout in a rolling shutter mode
  - Speed → All pixels belonging to the same row are read out simultaneously
- MIMOSA8 (2004), MIMOSA16 (2006), MIMOSA22 (2007/08)



## ② Zero suppression logic:

- Reduce the raw data flow of MAPS
- Data compression factor ranging from 10 to 1000, depending on the hit density per frame
- SUZE-01 (2007), see poster A. HIMMI






## ④ 4–5 bits ADCs (~10<sup>3</sup> ADC per sensor)

- LPCC, LPSC, IRFU, IPHC collaboration
- Potentially replacing column-level discrim.
- 5 bits:  $\sigma_{sp} \sim 1.7\text{--}1.6 \mu\text{m}$
- 4 bits:  $\sigma_{sp} < 2 \mu\text{m}$  for  $20 \mu\text{m}$  pitch
- Next step: integrate ADCs with pixel array

## ③ Serial link transmission with clock recovery

- Prototype (2008-2009)
- See poster I. VALIN

## ⑤ Voltage regulator & DC-DC converter




# MIMOSA22 & SUZE-01 Test Results

## ■ MIMOSA22: (15 $\mu\text{m}$ EPI) 136 x 576 pixels + 128 column-level discriminators


### ↪ Laboratory test:

- Temporal Noise: 0.64 mV  $\rightarrow$  12  $e^-$
- FPN: 0.22 mV  $\rightarrow$  4  $e^-$



### ↪ Beam test at CERN SPS (120 GeV pions)

- Threshold  $\sim$  4 mV  $\rightarrow$  6  $\times$   $\sigma$  noise
  - Detection Efficiency > 99.5%
  - Single point resolution < 4  $\mu\text{m}$
  - Fake rate <  $10^{-4}$



## ■ SUZE-01:

### ↪ Lab. test :

- ↪ Design performances tested at the nominal frequency with safety margin of 20%, at room Temp
  - No pattern encoding error, can handle > 100 hits/frame at rate  $\sim$  200 ns per pixel row
- ↪ **Still to do :** improve radiation tolerance (SEU, SEL) of digital circuits (including memories)

# MIMOSA26: 1st MAPS with Integrated $\emptyset$

CMOS 0.35  $\mu\text{m}$  OPTO technology  
Chip size : 13.7 x 21.5 mm<sup>2</sup>

- Pixel array: 576 x 1152, pitch: 18.4  $\mu\text{m}$
- Active area:  $\sim 10.6 \times 21.2 \text{ mm}^2$
- In each pixel:
  - Amplification
  - CDS (Correlated Double Sampling)

- Testability: several test points implemented all along readout path
  - Pixels out (analogue)
  - Discriminators
  - Zero suppression
  - Data transmission

- Row sequencer
- Width:  $\sim 350 \mu\text{m}$

- 1152 column-level discriminators
  - offset compensated high gain preamplifier followed by latch

- Zero suppression logic

- Reference Voltages Buffering for 1152 discriminators


- I/O Pads
  - Power supply Pads
  - Circuit control Pads
  - LVDS Tx & Rx

- Current Ref.
- Bias DACs

- Readout controller
- JTAG controller

- Memory management
- Memory IP blocks


- PLL, 8b/10b optional





# MIMOSA26: Pixels Analogue Output Test Results

- *Analogue response studied for 8 different sensors :*



- *Charge Collection Efficiency (CCE) with  $^{55}\text{Fe}$  source : comparison with MIMOSA22*



Cluster Size	seed	2x2	3x3	5x5
MIMOSA26	22 %	55 %	73 %	83 %
MIMOSA22	22 %	58 %	75 %	86 %

- ↪ *All pixels are alive (none is dead !)*
- ↪ *Noise is uniform across the  $\sim 2 \text{ cm}^2$  sensitive area*
- ↪ *Satisfactory operation from 80 MHz (nominal) down to 20 MHz (and below)*
- ↪ *Noise and CCE performances are  $\sim$  identical to those of MIMOSA-22*
- ↪ *All 8 sensors exhibit similar behaviours*

# Discriminators Output Test Results

## ■ Digital output studied on 21 (15 + 6) different sensors :

- ↪ Noise performance assessed separately for each of the 4 groups of 288 columns (nominal r.o. speed)
- ↪ All discriminators are operational at nominal speed (and below)




- ↪ Typical value of discriminator thermal noise  $\sim 0.3-0.4$  mV
- ↪ Discriminator FPN  $\sim 0.15$  mV  $\rightarrow < 3 e^-$  ENC
- ↪ Results are  $\sim$  identical to MIMOSA-22 values

# Pixel Array ⊕ Discriminated Output Test Results

- Studied on 15 (80 MHz) + 6 (20 MHz) different sensors :

↪ example of sub-array A of chip-6 :



↪ Typical value of total temporal noise ~ 0.6 - 0.7 mV

↪ Typical value of total FPN noise ~ 0.3 - 0.4 mV

↪ Results are ~ identical to MIMOSA22 values ( $N < \sim 12 - 13 e^- ENC$ )

↪ 80 → 20 MHz: pixel noise ↗ discrim. Noise ↘ ⇒ mild overall change

➔ **Array of 660,000 pixels coupled to 1152 discriminators works ~ as expected**

# Zero-Suppression & Output Memories Test Results

## ■ **Functionality tests:**

- ↪ *Encoding addresses (line, column) of the hit function (systematic and randomly),*
- ↪ *Encoding of the states (0 to 9 STATES) in all column positions of the 18 banks (systematic and randomly),*
- ↪ *Encoding of the shape of the state: 1 to 4 consecutive pixels (systematic and randomly),*
- ↪ *Checking of the continuity between blocks,*
- ↪ *Encoding patterns with more than 9 states detected (overflow)*
- ↪ *Working Frequency range: 10 MHz to 115 MHz.*
- ↪ *Output modes: 2 outputs 80 MHz, 1 Output 80 MHz, 2 outputs 40 MHz.*

■ **3 critical patterns tested 7 millions times without errors**


■ **Robustness test: 199 frames x 10 000 random patterns test at 80 MHz without errors.**

➔ **Zero-suppression + output memories behave as expected**

# Full Chain (Pixels + ADC + $\emptyset$ + Data Transmission) Test Results

## ■ Full chain signal delivery studied on several different sensors :

↪ Ex: without illumination chip-24 output for 5 N threshold (1000 frames), 80 MHz, 20 °C



↪ "Fake hit rate" due to pixel noise fluctuations at 80 MHz

Discriminator Threshold	4 N	5 N	6 N	8 N	10 N	12 N
$(N_{\text{pix}} > \text{Threshold}) / N_{\text{Pix\_total}} \quad (10^{-4})$	< 4	~1.1	~0.45	0.07	0.014	0.003

↪ Varying the operation  $T$  from +20 °C to +40 °C → essentially no change



# MIMOSA26: Beam Test at CERN SPS 120 GeV (pions)


## ■ Telescope made of 6 MIMOSA26 chips running at nominal speed

- ↪ It tracks particles in beam with high efficiency (about 80% of the triggers lead to a good track quality).
- This performance demonstrates that Mimosa26 sensor is appropriate for a beam telescope.
- ↪ The detailed characterization is ongoing.


- ✓ Beam profile for 80 000 correlated tracks on the 5 reference planes
- ✓ Threshold at 8N
- ✓ Triggered by a scintillator of  $7 \times 7 \text{ mm}^2$

## ■ Preliminary test results from the EUDET collaboration:


- ↪ 3 MIMOSA26 chips mounted as DUT in the EUDET BT demonstrator in July
- ↪ BT tracks reconstructed in the 3 planes
- Residues compatible with  $\sigma_{sp} \sim 3.5\text{-}4 \mu\text{m}$



# MIMOSA26: Beam tests



**6 MIMOSA26: 5 reference planes, 1 DUT**



**6 MIMOSA17 as reference planes,  
3 MIMOSA26 (120  $\mu\text{m}$ ) as DUT**



# Summary + Perspectives

- **The First reticule size MAPS with binary output and integrated zero suppression logic has been designed and fabricated**
  - ↪ Small pitch pixel (18.4  $\mu\text{m}$ ), Large sensitive area ( $> 2 \text{ cm}^2$ )
  - ↪ High binary read-out speed :  $\sim 10 \text{ K frames/s}$
  - ➔ **2D MAPS have reached necessary prototyping maturity for real scale applications:**
  - ↪ STAR vertex detector upgrade: MIMOSA26x1.7 (may also equip EUDET BT,  $\sim 50 \mu\text{m}$ )
  - ↪ Architecture will be extended to MVD-CBM (SIS-100) and is proposed for Vx det.-ILC
- **The emergence of fabrication processes with depleted epitaxy / substrate opens the door to :**
  - ↪ Substantial improvements in read-out speed and non-ionising radiation tolerance
    - **Non-ionising radiation tolerance up to  $10^{14} \text{ N}_{\text{eq}}/\text{cm}^2$  is expected**
  - ↪ "Large pitch" applications ➔ trackers (e.g. Super LHC )
- **Translation to 3D integration technology :**
  - ↪ Resorb most limitations specific to 2D MAPS
    - T type & density, peripheral insensitive zone, combination of different CMOS processes
  - ↪ **Offer an improved read-out speed :  $O(\mu\text{s})$  !**
  - ↪ Many difficulties to overcome (ex. heat, power)
  - ↪ R&D in progress ➔ 2009/10 important step for validation of this promising technology



⇒ See talk of W. Dulinski on session B3

⇒ See talk of Y. Fu on Poster session




# Readout Chain: Pixel

See Ref. A. Dorokhov et al., TWEPP-07 CERN-2007-007 proceeding pp. 423-427



18.4  $\mu\text{m}$

Readout = 16 CK cycles



1 (or 2) cm long!!!





ONLY NMOS transistors can be used, since any additional N-well used to host PMOS transistors would compete for charge collection with the sensing N-well diode

- 4 digital control signals per row: *PWR\_On*, *Slct\_Row*, *Slct\_Gr*, *Clp*
  - $\Rightarrow$  *Slct\_Row* (16CK), *PWR\_On* (2x16CK), *Slct\_Gr* (16x16CK): power activate signals
  - $\Rightarrow$  *Clp*: signal for CDS (3CK)
- Power consumption:  $\sim 200 \mu\text{W}/\text{pixel}$



# Readout Chain: Pixel + discriminator

See Ref. Y. Degerli et al, IEEE, Trans. Nucl. Sci. vol.52, No. 6, pp. 3186-3193, Dec. 2005




Column-level Double Sampling (DS) → reduce pixel to pixel dispersion (FPN)

## Discriminator design considerations:


- ↙ Small input signal → Offset compensated amplifier stages
  - ↙ Pitch: 16.4  $\mu\text{m}$  (pixel pitch: 18.4  $\mu\text{m}$ )
  - ↙ A/D conversion time = row read out time (~160 - 200 ns)
  - ↙ 1152 discriminators → Low power consumption (~230  $\mu\text{W}$ /discriminator)
- Reference voltages (threshold) & clamping voltage are analogue signals which have to apply to 1152 discriminators (~2 cm long line)
    - ↙ Have to consider RC distribution line + successive charge rejections
    - ↙ Even an ideal voltage source CANNOT provide stable references
      - Need stable signals during "RD" & "CALIB" periods
      - Ex. RD (3 CK → ~30 ns)
  - 1152 discriminators are divided into **4 groups, 4 bias DAC**
    - compensate process dispersions of discriminators

# Readout path: zero suppression + memories


- Connected to column-level discriminators outputs
  - Zero suppression is based on row by row sparse data scan readout
- ➔ See poster: A. Himmi et al. "A Zero Suppression Micro-Circuit for Binary Readout CMOS Pixel Sensors"



# MIMOSA25 in a high resistivity epitaxial layer



Landau MP (in electrons) versus cluster size



- 20  $\mu$ m pitch, + 20  $^{\circ}$ C, self-bias diode @ 4.5 V, 160  $\mu$ s read-out time
- Fluence  $\sim (0.3 / 1.3 / 3) \cdot 10^{13} n_{eq}/cm^2$
- Tolerance improved by  $> 1$  order of mag.
- Need to confirm  $\epsilon_{det}$  (uniformity !) with beam tests

# Using 3DIT to improve MAPS performances

- **3DIT are expected to be particularly beneficial for MAPS :**


- ↙ Combine different fabrication processes
- ↙ Resorb most limitations specific to 2D MAPS

- **Split signal collection and processing functionalities, use best suited technology for each Tier :**

- ↙ Tier-1: charge collection system → Epitaxy (depleted or not), deep N-well ? → ultra thin layer →  $X_0$  ↓
  - ↙ Tier-2: analogue signal processing → analogue, low  $I_{leak}$ , process (number of metal layers)
  - ↙ Tier-3: mixed and digital signal processing
  - ↙ Tier-4: data formatting (electro-optical conversion ?)
- digital process (number of metal layers)  
feature size → fast laser driver, etc.


- ➔ **Run in Chartered - Tezzaron technology**

- ↙ 130 nm, 2-Tier run with "high"-res substrate (allows m.i.p. detection)
  - Tier A to tier B bond → Cu-Cu bond
- ↙ 3 D consortium: coordinated by FermiLab
  - FermiLab
  - INFN
  - IN2P3-IRFU
  - Univ. of Bonn
  - CMP



# Readout Path: Pixel

See Ref. A. Dorokhov et al., TWEPP-07 CERN-2007-007 proceeding pp. 423-427






# Readout path: zero suppression + memories

## ■ 1<sup>st</sup> step:

- 1152 columns terminations → 18 banks // scan
- Based on a sparse data scan algorithm to find hit pixels (discriminator output = "1")
  - ↪ Up to 4 contiguous pixel signals above  $V_{th}$  will be encoded in a 2 bits state word following by address of the 1<sup>st</sup> pixel
- Find up to N states with column addresses per bank






# Readout path: zero suppression + memories

## ■ 2<sup>nd</sup> step:

- Read out the outcomes of the 1<sup>st</sup> step in all banks and keep up to M states
- Add row and bank addresses



# Readout path: zero suppression + memories

N, M, Memory capacity and readout speed depend on hit density

→ N = 6, M = 9, Memory ~ 40 Kbits, Read-out Freq.: 80, up to 160 MHz

## ■ 3<sup>rd</sup> step:

- Store the outcomes of the 2<sup>nd</sup> step to a memory
- The memory is made of 2 IP's buffers → continuous read-out
  - ↪ 1 buffer stores current frame,
  - 1 buffer is read out previous frame
- Serial transmission by LVDS pad

