

¹ Dipartimento di Fisica, Università degli Studi di Padova, I-35131 Padova, I-35131 Padova, Italy; ³ Department of Physics, University of California, Berkeley, CA 94720, USA; ⁴ Lawrence Berkeley National Laboratory, Berkeley, CA 94720, USA; ⁵ DiMSAT, Università degli Studi di Cassino, Cassino, Italy.

Monolithic pixel detectors in 0.20µm Silicon On Insulator (SOI) technology have been developed, realized and characterized. This work shows the decisive effect of the substrate bias condition during irradiation on the total dose damage of the electronics.

SOI technology for monolithic pixel sensors:

• In the SOI technology CMOS electronics is implanted on a thin silicon layer on top of a buried oxide (BOX): this ensures full dielectric isolation, small active volume and low junction capacitance (higher latch-up immunity, lower power consumption, higher speed applications)



OKI (Japan) provides 0.15µm and 0.20µm Fully Depleted (FD) SOI processes with <u>high-resistivity substrate</u> (700 Ω ·cm) and <u>vias</u> etched through the oxide which contact the substrate from the electronics layer, so that pixel implants can be created and a reverse bias can be applied.

Chip production:



• 0.15µm OKI FD-SOI technology • 160×50 digital pixels ($10 \times 10 \mu m^2$)



• 0.20µm OKI FD-SOI technology • 128×172 digital pixels ($20 \times 20 \mu m^2$)



• 0.20µm OKI FD-SOI technology • 256×256 analog pixels (13.75×13.75µm²)

High Resistive substrate (n) Al(200nm) (This figure is not to scale) [Y. Arai, KEK]	• Only results on 0.20µm process are shown in the poster, as this process is optimized for low leakage currents and will be used for the development of future detectors.	 160×100 analog pixels (10×10µm²) MIPs detection First radiation damage tests Currently 	 analog pixels (20×20µm²) d for low leakage current under test 4 analog outputs 5mm chip, 3.2mm active Just delivered
<section-header></section-header>	 Othen exposed to ionizing radiation, electron-hole pairs are created inside the thick oxide. If a depletion voltage is applied to the detector (substrate), a strong electrical field is present inside the BOX. One to the presence of the electrical field, charges are immediately separated and do not recombine. The electron-hole pairs escaping recombination (fractional yield) lead to positive charge trapping throughout the BOX and consequently to an increase of the top-gate leakage current. 	 Total dose tests: The X-ray irradiation facility installed at the INFN I damage studies described in this poster is the Seifert X-ray machine: Tube with W (7.4-12.06 keV L-lines) anode. Maximum tube voltage 60 kV. Maximum tube current 50 mA. X,Y (motorized) and Z (manual) axis for accurate position setting of the tube. Irradiation in air at room temperature. Dose rate: 165rad(SiO₂)/sec. 	 National Laboratory of Legnaro (Padova, Italy) and used for the total dose t Rp-149 Semiconductor Irradiation System Test structures: OKI 0.20μm FD process O 16 NMOS and 16 PMOS transistors with source in common, gate and drain separated e Each transistor is surrounded by 1μm PSUB guard ring Both Body floating and Body Tie transistors W/L = 500 Normal, Low, High Voltage Threshold
ΤΗΓ ΤΛΤΑΙ ΟΛ		 ▶ NMOS and PMOS B ▶ Drain and source at 0 ▶ Substrate bias voltage 	ody of Body Tie transistors at 0V. V, gate NMOS HIGH (1.8V), gate PMOS LOW (0V). e (V _{back}) :

STRONGLY DEPENDS ON THE BIAS GIVEN TO THE SUBSTRATE DURING IRRADIATION

during irradiation:

 $V_{\text{back}} = 0V, 5V, 10V$ with PSUB guard-ring floating

 $V_{\text{back}} = 10V$ with PSUB guard-ring at 0V

(is the PSUB guard-ring effective in containing the electrical field through the BOX?).

<u>NMOS transistor</u>: (L = 0.50 μ m, W = 250 μ m, Normal V_{thr}, Core transistor, Body Tie) for four different bias conditions:





C-V measure on SOI-2 chip: measured depletion is smaller than expected $(700\Omega \cdot \text{cm is the nominal resistivity})$

Calculated

120

For $V_{back} = 0V$ the transistor is still working properly up to doses of ~1Mrad.



Dose (krad)



Acknowledgements:

This work was supported by the Director, Office of Science, of the U.S. Department of Energy under Contract no. DE-AC02-05CH11231 and by INFN and University of Padova, Italy.

We are also grateful to Prof. Yasuo Arai (KEK) effective collaboration in the development of SOI pixel detectors and for providing us with the test structures.

Conclusions and future studies:

• We verified the dependence of the total dose damage from the substrate bias condition during irradiation;

• A low electrical field through the BOX would allow the transistors to work properly up to doses of ~ 1Mrad

• Both the backgate effect and the radiation sensitivity would improve, provided a method to keep low the potential under the BOX. Different solutions should be investigated:

• a different geometry of PSUB guard-ring implantation on the substrate • a buried P-Well under the BOX in the next version of the SOI-2-imager

References:

Y. Arai et al., Proceedings of SNIC Symposium, 2006.

- M. Battaglia et al., Nuclear Instruments and Methods in Physics Research A, Vol. 583, Issues 2-3, 21 December 2007, p. 526-528. arXiv:0709.4218 [physics.ins-det]
- M. Battaglia et al., Nuclear Instruments and Methods in Physics Research A, Vol. 604, Issues 1-2, 1 June 2009, p. 380-384. arXiv:0811.4540 [physics.ins-det]
- M. Battaglia et al., M. Battaglia et al., Journal of Instrumentation (2009). arXiv:0903.3205 [physics.ins-det]
- D. Bisello et al. Radiation Physics and Chemistry 71, 713 (2004).
- Y. Arai talk at STD7, Hiroshima, September 2009.