

1. Padding

Floorplan block diagram is shown of the 128-channel prototype of Silicon ASIC for LHCb Tracking (SALT) Application Specific Circuit (ASIC) is shown in figure 1. Front (left in figure 1) pads have 80 μm pitch while back (digital) pads are placed in 140 μm pitch.




Figure 1: Floorplan of the SALT ASIC

The pad ring of the ASIC is shown in figures: 2 (input), 5 (back), 3 (top), and 4 (bottom). Input and back pads are longer than top and bottom pads. The former will be first used for wafer screening and thereafter bonded to hybrid, the latter are intended only for wafer screening.

Table 1: Pad list of the top side; all pads here are only for tests purpose; pads marked with (W) are intended for wafer screening (there is no power supply provided for the test pads buffers inside the ASIC – during tests all power supply pads have to be connected)

No	Name	Type	Description
<i>From LEFT</i>			
1	<i>PRE-BUF[0]</i>	voltage out	Test channel[0]: buffered pre-amp output
Continued on next page			

Table 1 – continued from previous page

No	Name	Type	Description
2	<i>SH1_BUF[0]</i>	voltage out	Test channel[0]: buffered shaper 1st stage output
3	<i>SH2_BUF[0]</i>	voltage out	Test channel[0]: buffered shaper 2nd stage output
4	<i>SH_BUF[0]</i>	voltage out	Test channel[0]: buffered shaper 3rd stage output
5	<i>AP_BUF[0]</i>	voltage out	Test channel[0]: buffered s2d positive output
6	<i>AN_BUF[0]</i>	voltage out	Test channel[0]: buffered s2d positive output
7	<i>I_BUF[0]</i>	current in	Test channel[0]: buffers biasing current (default 25uA from <i>VDDA_BUF[0]</i>)
8	<i>VSSPST_BUF[0]</i>	ESD (W)	Test pads ESD ground
9	<i>VSSA_BUF[0]</i>	power	Test pads buffers ground
10	<i>VDDA_BUF[0]</i>	power+ESD (W)	Test pads buffers and ESD power
11	<i>VCMA</i>	voltage out (W)	Common mode voltage A test pad
12	<i>VCMB</i>	voltage out (W)	Common mode voltage B test pad
13	<i>VCMC</i>	voltage out (W)	Common mode voltage C test pad
14	<i>VCMD</i>	voltage out (W)	Common mode voltage D test pad
15	<i>V_PRE_DAC</i>	voltage out (W)	Pre-amp biasing DAC output
16	<i>V_KRUM_DAC</i>	voltage out (W)	Krum biasing DAC output
17	<i>V_SH_DAC</i>	voltage out (W)	Shaper biasing DAC output
18	<i>DATA_CLK_OUT_P</i>	SLVS out	Data clock output
19	<i>DATA_CLK_OUT_N</i>	SLVS out	Data clock output

Table 2: Pad list of the bottom side; all pads here are only for tests purpose; pads marked with (W) are intended for wafer screening (there is no power supply provided for the test pads buffers inside the ASIC – during tests all power supply pads have to be connected)

No	Name	Type	Description
<i>From LEFT</i>			
1	<i>PRE_BUF[1]</i>	voltage out	Test channel[1]: buffered pre-amp output
2	<i>SH1_BUF[1]</i>	voltage out	Test channel[1]: buffered shaper 1st stage output
3	<i>SH2_BUF[1]</i>	voltage out	Test channel[1]: buffered shaper 2nd stage output
Continued on next page			

Table 2 – continued from previous page

No	Name	Type	Description
4	<i>SH_BUF[1]</i>	voltage out	Test channel[1]: buffered shaper 3rd stage output
5	<i>AP_BUF[1]</i>	voltage out	Test channel[1]: buffered s2d positive output
6	<i>AN_BUF[1]</i>	voltage out	Test channel[1]: buffered s2d positive output
7	<i>I_BUF[1]</i>	current in	Test channel[1]: buffers biasing current (default 25uA from <i>VDDA_BUF[1]</i>)
8	<i>VSSPST_BUF[1]</i>	ESD (W)	Test pads ESD ground
9	<i>VSSA_BUF[1]</i>	power	Test pads buffers ground
10	<i>VDDA_BUF[1]</i>	power+ESD (W)	Test pads buffers and ESD power
11	<i>ADC_INP</i>	voltage in	Test channel[1]: ADC positive input
12	<i>ADC_INN</i>	voltage in	Test channel[1]: ADC negative input
14	<i>V_S2D_DAC</i>	voltage out (W)	S2D biasing DAC output
15	<i>V_PULSE_DAC</i>	voltage out (W)	Calibration test pulse amplitude DAC output
16	<i>V_SLVS_VBIAS_DAC</i>	voltage out (W)	SLVS biasing DAC output
17	<i>V_SLVS_INREF_DAC</i>	voltage out (W)	SLVS biasing DAC output
18	<i>SCAN_ENABLE</i>	CMOS in (W)	Scan/normal mode selection (pulled down)
19	<i>SDI</i>	CMOS in (W)	Scan chain input
20	<i>SDO</i>	CMOS out (W)	Scan chain output
21	<i>TEST_MODE</i>	CMOS in (W)	Switches chip into test mode (pulled down)

Table 3: Pad list of the back side; pads marked with (W) are intended for wafer screening (there is no default value for any input signal provided inside the ASIC, all signal pads have to be connected)

No	Name	Type	Description
<i>From BOTTOM</i>			
1	<i>VDD</i>	power	Digital supply
2	<i>VSS</i>	power	Digital ground
3	<i>VDD</i>	power	Digital supply
4	<i>VSS</i>	power	Digital ground
Continued on next page			

Table 3 – continued from previous page

No	Name	Type	Description
5	<i>VDDPST</i>	ESD	Digital ESD supply
6	<i>ID[0]</i>	CMOS in	I ² C address
7	<i>ID[1]</i>	CMOS in	I ² C address
8	<i>ID[2]</i>	CMOS in	I ² C address
9	<i>I2C_SCL</i>	CMOS in	I ² C clock line
10	<i>I2C_SDA</i>	CMOS inout	I ² C data line
11	<i>RST_N</i>	CMOS in	Asynchronous reset
12	<i>MAIN_CLK_N</i>	SLVS in	Main clock input (40 MHz)
13	<i>MAIN_CLK_P</i>	SLVS in	Main clock input (40 MHz)
14	<i>VSSPST</i>	ESD	Digital ESD ground
15	<i>VDD</i>	power	Digital supply
16	<i>VSS</i>	power	Digital ground
17	<i>VDD</i>	power	Digital supply
18	<i>VSS</i>	power	Digital ground
<i>RING POWER CUT</i>			
19	<i>VDDADC</i>	power	Analogue ADC supply
20	<i>VSSADC</i>	power	Analogue ADC ground
21	<i>VDDADC</i>	power	Analogue ADC supply
22	<i>VSSADC</i>	power	Analogue ADC ground
23	<i>VDDADC</i>	power	Analogue ADC supply
24	<i>VSSADC</i>	power	Analogue ADC ground
25	<i>VREFD</i>	power	Analogue ADC supply
26	<i>VSSADC</i>	power	Analogue ADC ground
27	<i>VREFD</i>	power	Analogue ADC supply
28	<i>VSSVCM</i>	power	Analogue VCM buffers ground
29	<i>VDDVCM</i>	power	Analogue VCM buffers supply
30	<i>VSSVCM</i>	power	Analogue VCM buffers ground
31	<i>VDDVCM</i>	power	Analogue VCM buffers supply
32	<i>VSSAPST</i>	ESD	Analogue ESD ground
33	<i>VDDAPST</i>	ESD	Analogue ESD supply
34	<i>VSSAPST</i>	ESD	Analogue ESD ground
35	<i>VDDAPST</i>	ESD	Analogue ESD supply
36	<i>VSSAPST_IN</i>	ESD	Analogue input pads ESD ground
37	<i>VDDAPST_IN</i>	ESD	Analogue input pads ESD supply
38	<i>VSSAPST_IN</i>	ESD	Analogue input pads ESD ground
39	<i>VDDAPST_IN</i>	ESD	Analogue input pads ESD supply
40	<i>VSSAI</i>	power	Analogue input transistor ground
41	<i>VDDA</i>	power	Analogue front-end supply
42	<i>VSSAI</i>	power	Analogue input transistor ground
43	<i>VDDA</i>	power	Analogue front-end supply

Continued on next page

Table 3 – continued from previous page

No	Name	Type	Description
44	<i>VSSAI</i>	power	Analogue input transistor ground
45	<i>VDDA</i>	power	Analogue front-end supply
46	<i>VSSA</i>	power	Analogue front-end ground
47	<i>VDDA</i>	power	Analogue front-end supply
48	<i>VSSA</i>	power	Analogue front-end ground
49	<i>VDDA</i>	power	Analogue front-end supply
50	<i>VSSA</i>	power	Analogue front-end ground
51	<i>VDDA</i>	power	Analogue front-end supply
<i>RING POWER CUT</i>			
52	<i>VSS</i>	power	Digital ground
53	<i>VDD</i>	power	Digital supply
54	<i>VSS</i>	power	Digital ground
55	<i>VDD</i>	power	Digital supply
56	<i>VSSPST</i>	ESD	Digital ESD ground
57	<i>DDR_TFC_N</i>	SLVS in	TFC command input negative
58	<i>DDR_TFC_P</i>	SLVS in	TFC command input positive
59	<i>DDR_OUT_N[0]</i>	SLVS out	Data output [0] negative
60	<i>DDR_OUT_P[0]</i>	SLVS out	Data output [0] positive
61	<i>DDR_OUT_N[1]</i>	SLVS out	Data output [1] negative
62	<i>DDR_OUT_P[1]</i>	SLVS out	Data output [1] positive
63	<i>DDR_OUT_N[2]</i>	SLVS out	Data output [2] negative
64	<i>DDR_OUT_P[2]</i>	SLVS out	Data output [2] positive
65	<i>DDR_OUT_N[3]</i>	SLVS out	Data output [3] negative
66	<i>DDR_OUT_P[3]</i>	SLVS out	Data output [3] positive
67	<i>DDR_OUT_N[4]</i>	SLVS out	Data output [4] negative
68	<i>DDR_OUT_P[4]</i>	SLVS out	Data output [4] positive
69	<i>DDR_OUT_N[5]</i>	SLVS out	Data output [5] negative
70	<i>DDR_OUT_P[5]</i>	SLVS out	Data output [5] positive
71	<i>VDDPST</i>	ESD	Digital ESD supply
72	<i>VSS</i>	power	Digital ground
73	<i>VDD</i>	power	Digital supply
74	<i>VSS</i>	power	Digital ground
75	<i>VDD</i>	power	Digital supply
<i>TOP of the ASIC</i>			




Figure 2: Front pads size and position




Figure 3: Top pads size and position




Figure 4: Bottom pads size and position




Figure 5: Back side pads size and position