# Data Transmission Developments for LHC Experiments

A. Pellegrino Lisboa, INFIERI Workshop, 14-Apr-2016

#### Overview

At Nikhef, we work on several lines of research for data transmission in the LHC (ALICE, ATLAS, LHCb) experiments

(and beyond, e.g. the deep-sea networks of KM3NET, a complex systems of electro-optical cables and optical fibre components providing connection between the sensors in the deep sea and the control room in the shore stations)

We can group these under two main lines:

- o low-power ASIC readout
  - e.g. serializater and wireline driver (GWT) for VELOpix
  - see Elena's talk
- o GBT and FPGA-based serialization protocols
  - architecture based on GBT serializer
  - usage of flash-based FPGAs on detector
  - will say a bit in this talk on prototypes and test systems

#### **GBT** Architecture

Data transmission architecture adopted by LHC experiments for their forthcoming upgrades is based on the GigaBit Transceiver (GBT)





April 14, 2016

Antonio Pellegrino

## Plan of the talk

I will focus on activities in which Nikhef is involved (my institute) In particular related to LHCb (my experiment) In particular using the GBT ASIC (my detector)





#### Overview



#### SciFi Data



## **Building Blocks**



## 1st "Complete" SciFi Front-End



#### **Master Board**



2 (bidirectional) GBT links for control
8 GBT links for data sending

#### • published on "Bits & Chips (NL)"

#### **Optical Network**



## **Prototype of Back-End Electronics**



AMC40

AMC\_TP with a CCPC

#### General-purpose readout and control system based on optical links, Stratix V FPGA and GbE

#### PCIe-40 Back-End

#### Presently moving to PCIe-based architecture

#### AMC40



- Stratix V
- x36 optical links
  - x24 GBT
  - x12 I0GBASE-R
- ~I0Gbps x I2

#### PCle40



- Arria X
- (Up to) 48 optical links
- x2 PCle Gen3x8  $\rightarrow$  Switch  $\rightarrow$  x16
- ~55 Gbps x 2

## Intermezzo - FELIX



# Intermezzo - FELIX (cont'd)



#### **Test System Completed**



### Data Transmission Tests

- SciFi uses GBT wide bus protocol (112bits @40 MHz)
- AMC40 contains also slow and fast control firmware ("SOL40") as well as DAQ firmware
- Eye pattern measurement at the input of the Versatile link VTTx
  - Eye opening of 354 mV
- Data link stable in the AMC40 mini-DAQ receiver
  - Send data from GBT in test mode to AMC40
  - Send data from clustering FPGA to GBT to AMC40
- Basically validated SciFi data transmission scheme



### Building an automatic test-system



#### **Test-system Prototype**





## Velopix



You will hear about VELO and VeloPix in Elena's talk

here I just want to give a short update on the GWT serializer, that is being ported to 65nm TSMC

And report shortly on some signal integration checks we performed at Nikhef

April 14, 2016

## **GWT** Serializer



- In parallel to the VeloPix production in 130nm TSMC technology (taking place this year, see Elena's talk), we migrated the present 5.12Gbps circuit from 130nm TSMC to 65nm TSMC
  - Mangleshwar Srivastava is submitting the design in May in the framework of the RD53 collaboration (ATLAS-CMS pixel readout chip for SLHC)
  - in parallel, we are working on the design (Nina Beschoor Plug) of a 10.24Gbps version in 65nm TSMC (e.g. for MediPix-4 and TimePix-4)



## Prototype in IBM 130nm

 $_{\odot}$  Test chip produced on IBM 130nm MPW run to evaluate GWT design





- evaluation tests performed with dedicated setup
  phase mismatch ok : 50ps p-p (25% UI)
  - eye diagram opening ok : ~ 60ps @ ±200mV (30% UI)
  - low internal phase noise
  - jitter on ref. clock (ePII-generated)
  - $\cdot$  comfortable bandwidth and voltage operational limits



main activity now around redesign in 130nm TSMC technology

## Signal Integrity

If you work at high-speed data transmission, you have to worry about <u>signal integrity (clean and fast transitions, stable logic levels, no transients, accurate timing, etc.)</u>

If you have tried to build setups to test your design prototypes, you are aware of the challenges posed by rising bandwidth (transmission line effects, cross-talks, EMI, clock distribution, ...)

At Nikhef, we took the challenge seriously and equipped ourselves with

- simulation software (ADS by Keysight EEsof EDA)
- 4 port Vector Network Analyser (Agilent VNA N5230C, up to 20Ghz)
- 35 GHz Sample Scope



### GWT Signal Integrity Test Setup

#### Output driver of GWT TSMC 130nm

- Cable model
- Measurement with a cable similar to those that will actually be used



## Signal Integrity with "Ideal" TX



## Signal Integrity with GWT TX



XHX

Eye Width

Signal To Noise

Duty Cycle Distortion

Bit Rate

XIX

Eye Amplitude

More (3 of 3) shows how careful you have to be with signal transmission if you are to avoid nasty surprises

Can be cured with a Continuous Time Linear Equalizer (CTLE), a peaking amplifier with a frequency slope inverse to that of the channel



