



华中师范大学

CEPC vertex detector

Xiangming Sun


CCNU

IHEP
SDU
CCNU

... ..



CEPC(Circular Electron Positron Collider)



Higgs factory in China in the future



CEPC vertex detector

requirement

baseline solution

CMOS technology selection

readout structure

self-support

summary




CEPC vertex requirement

parameters in research proposal:


position resolution	5um
readout time	10-100us
power consumption	100mW/cm ²

baseline solution



preCDR: ILD-like solution

It will consist of multiple layers of **state-of-art silicon pixelsensors**, which enables the measurement of the position of charged particles with excellent accuracy. Much R&D has gone into **reducing the thickness of each layer**, which reduces the distortion of the path of the incoming particles.



- MAPS
- carbon fiber structure
- lvds + optical link


applications:

STAR HFT
ALICE ITS upgrade

design chip matching CEPC requirement



CMOS MAPS



Integrated sensor and readout electronics on the same silicon bulk with “standard” CMOS process → low material budget, low power consumption, low cost ...

Ultimate (Mimosa 28) installed for STAR PXL, technology for ALICE ITS Upgrade

- primary candidate technology:

TowerJazz 0.18 μm CIS technology for R&D, featuring:

- **Quadruple well process**: deep PWELL shields NWELL of PMOS transistors, allowing for full CMOS circuitry within active area
- **Feature size of 0.18 μm and 6 metal layers**: high-density and low power
- **Thick (20 – 40 μm) and high resistivity (1 k Ω cm) epitaxial layer**
- **Thin gate oxide (3 nm)**: radiation tolerance




High-Resistivity Silicon Wafer Detector Pixel



Process Introduction (I): Wafer Prepare


- **.13/.18um bulk silicon process**
- **TD (Technology Development) process or matured commercial process**
- **Epi high resistivity bulk silicon wafer: SimGui or order from third party**







Process Introduction (II): Device Fabrication HHGrace

- **Compatible with HHGrace existing high voltage process, which having HV pwell surrounding nwell.**
- **Device performance will be close to that of originally processed devices**
 - **Gate oxide thickness might be different in ~10% due to the growth speed difference on HR surface.**
 - **Device performance change should be covered by corner model.**




Process Introduction (III): Device Fabrication SMIC

- Compatible with SMIC existing high voltage process, similar to HHGrace, there is a WP layer



New Proposal : SOI Structure (I)


- Epi SOI wafer with 2um thick top silicon.
- Compatible with TSMC SOI process, which supporting 2um thick top silicon and 2um BOX.
- Add extra body contact in p- region and short this with body contact in nwell.
- PMOS and NMOS can be totally isolated due to BOX. In this way, p- in PMOS and p- in NMOS can be biased differently, while in bulk process it is difficult.
- Thus nwell and p- in PMOS won't be reversed and the depletion region won't be large.





New Proposal : SOI Structure (II)

- Add one more extra mask to create deep nwell, which reaches BOX to exclude p- in PMOS.






CMOS technology selection

- **It is worth to try commercial .13/.18um bulk process with extra HV-like mask layer**
- **Closely collaborate with fabs, SimGui and support team**
- **Better process and customized steps**
- **Better support**
 - **Epi wafers: 20um/1000Ω and 50um/1000Ω**



readout design





similar readout structure like ALPIDE sensor for ALICE ITS upgrade

ALPIDE sensor readout structure




column readout



column readout module





address encoding



using address encoding to make the column readout module compact





self-support









self-support





sensor design for self-support





Thank
you for
attention




better position resolution
solution



position resolution-weighting method

deposit energy vs position



increase position resolution to 1/10





MC simulation


- pixel size 10um
- ADC bits 9位
- threshold 3σ
- ENC 10 e⁻
- diffusion 10um
- signal charge 2000

energy deposition:
2000e⁻~7.2KeV~8um depleted
region
shape of signal:
guass



diffusion

resolution VS diffusion Pixelsize ratio




thickness $L=20 \cdot 10^{-6}$;
bias $V=3$;

$Diff=u \cdot k \cdot T/q$;
 $EField=V/L$;
 $driftSpeed=EField \cdot u$;
 $t=L/driftSpeed$;

thickness $L=20 \cdot 10^{-6}$;
bias $V=3$;
 $\Sigma=5.25 \mu m$

Weighting Field also affect diffusion




- NWell
- p trench
- p epi




noise

resolution VS noise




nhits



pixel number in weighting method vs noise




resolution VS threshold






resolution VS ADC bins of dE






resolution VS pixel pitch





resolution VS total signal charge






position resolution

- pixel size 10um
- ADC bits 9
- threshold 3σ
- ENC 10 e⁻
- diffusion 10um
- signal charge 2000

position resolution
0.2um



vertex resolution



vertex resolution:

$$\sigma = ((s_1 * L_1)^2 + (s_1 * (L_1 + L_2) / L_2)^2 + (s_2 * L_1 / L_2)^2)^{0.5}$$

L1 : distance between vertex and layer1;

L2 : distance between layer1 and layer2 ;


s1 : multiple coulomb scattering angle for layer1 = $1.12 * 10^{-4}$ for 50um Si 1GeV proton

s2 : position resolution of layer1;

s2 : position resolution of layer2;





multiple Coulomb scattering





vertex resolution



$$\sigma = \left((s_1 \cdot L_1)^2 + (s_1 \cdot (L_1 + L_2) / L_2)^2 + (s_2 \cdot L_1 / L_2)^2 \right)^{0.5}$$



data rate

$$\text{frameRate} := 10^4 \cdot \frac{1}{\text{s}}$$

$$\text{timeRes} := 10^{-7} \cdot \text{s}$$


$$\text{hitRate} := 10^7 \cdot \frac{1}{\text{s}}$$

$$\text{hitPerParticle} := 3$$

$$\text{chipSize} := 3 \cdot \text{cm}$$

$$\text{pixelSize} := 20 \cdot \mu\text{m}$$

$$\text{analogBit} := 8$$



$$\text{timeBit} := \log\left(\frac{1}{\text{frameRate} \cdot \text{timeRes}}, 2\right) = 9.966$$

$$\text{positionBit} := \log\left(\frac{\text{chipSize}}{\text{pixelSize}}, 2\right) = 10.551$$

$$\text{clkFre} := \text{frameRate} \cdot \left(\frac{\text{chipSize}}{\text{pixelSize}}\right)^1 = 1.5 \times 10^7 \text{ s}^{-1}$$

$$\text{dataRate} := [2 \cdot (\text{positionBit}) + \text{timeBit} + \text{analogBit}] \cdot \text{hitRate} \cdot \text{hitPerParticle} = 1.172 \times 10^9 \text{ s}^{-1}$$




readout structure and power consumption added

- priority address encoding
- SCA on each column
- ADC is for each section

+SF+SCA+ADC on each hits



detector design requirement




only θ_1 matters

the first layer should be as thin as possible

vacuum between collision point to the first layer




華中師範大學





自支撐結構仿真



探测器结构为五层，最内两层为 $50\ \mu\text{m}$ 硅， $100\ \mu\text{m}$ 铍束流管，外面三层为自支撑结构的硅探测器。

Geant4仿真中，除了上面这些部分设定材料外，其他空间填充的为空气。

仿真中，由几何中心位置沿一定方向发射能量范围为 1GeV 到 10GeV 的质子。




进一步提高空间分辨能力

- 硅的厚度不可能无限减小下去，50um已接近目前工业极限。
- 像素的尺寸也有限制，分辨率无法突破1um
- 要进一步提高空间分辨能力，需要让出射粒子直接打到第一层探测器上，第一层探测器需放在束流管内。称为**束流管层**



束流管层+重心法

deposit energy vs position



重心法可以达到小于单通道探测器大小1/10以上的精度

用在像素探测器上？



束流管层空间分辨的影响因素

- 像素大小 10 μm
- ADC位数 9位
- 像素阈值 3σ
- 像素噪声 10 e^-
- 信号扩散 10 μm
- 信号电荷 2000

能量沉积设为:

2000个电子 $\sim 7.2\text{KeV} \sim 8\mu\text{m}$ 耗尽层


信号的形状设为:

高斯分布




像素大小

resolution VS pixel pitch




resolution VS pixel pitch





ADC位数


resolution VS ADC bins of dE





像素閾值


resolution VS threshold






像素噪声

resolution VS noise




resolution VS noise






信号扩散


resolution VS diffusion Pixelsize ratio



resolution VS diffusion Pixelsize ratio




resolution VS signal diffusion





信号电荷

resolution VS total signal charge





束流管层的空间分辨

- 像素大小 10 μ m
- ADC位数 9位
- 像素阈值 3 σ
- 像素噪声 10 e
- 信号扩散 10 μ m
- 耗尽层厚度 60 μ m


在以上参数时，仿真得到空间分辨可到**200nm**

但是.....




能量損失

Energy Deposit of proton in 50 μ m Si θ 0




Energy Deposit of proton 1GeV in Si θ 0







散射角度



angle mean of proton 1GeV in Si θ_0



angle mean of proton in 50 μm Si θ_0



依靠自支撑技术，
可将散射角度减小约
30%

第一层的散射角在1cm距离上产生**2-3um**的偏移



華中師範大學

谢谢