Power Matters.[™]




SiC MOSFET & Diode Roadmap

September 12, 2016 DPG-PDM

SiC Capabilities Vs. Silicon

SEMICONDUCTOR DEVICES: PLENTY OF OPPORTUNITIES FOR WIDE BANDGAP

Figure-of-merit





💟 Microsemi.

Développement

NOLE

SiC Epitaxial Wafer Cross-Polarization History







Birefringence induced by lattice strain. A perfect crystal will produce a uniform appearance when viewed between crossed polarizers, as the polarized light rotation will be the same everywhere. Lattice strain induced by lattice defects, polytype inclusions, compositional in-homogeneities, etc. can all result in regions that induce locally different rotations of the polarized light. The local variations in light rotation are easily imaged with this technique, providing a picture of crystal quality.



Epitaxial Layer Thickness




Epitaxial Layer Doping






Epitaxial Layer Surface Roughness



Epitaxial Layer Defect Count





Special Processing Contrast to Silicon Technology

- Dopant introduction by implant at elevated temperatures
- Dopant activation, implant damage anneal at high temperatures
- No diffusion
- High temperature gate oxidation
- Above translates into all layer removal post dopant introduction for electrical activation
- Alignment is critical



E220 Production Implanter




CentroTherm CHV-100 Post Implant Annealing to 1700° C



Hi Temp Oxidation SiC MOSFET Gate Oxidation



SiC MOSFET Transistor X-Section




- Simulation-based technology development to cut cycles of learning
- Flexibility of design variations for special applications
- Thick AI-Cu metallization for interconnect and bond pads
- Dual layer metal process integration for maximized packing density
- Thick final passivation for maximum reliability



Process Integration

- P-well implants for reduced $R_{DS(ON)}$ contribution from JFET region
 - \circ V_{th} adjustment implant
 - $_{\rm O}$ Voltage blocking implant
- Balance between guard-ring, p-well voltage blocking enables UIS capability
- Topology conforming backend metallization for high yield






Microsemi SiC MOSFETs

Voltage	Current	R _{ds(on)}	Part Number	Package	Samples Availability
700V New	35A	~100mΩ	APT35SM70B APT35SM70S	TO-247 D3	Mid-August
700V	70A	53mΩ	APT70SM70B APT70SM70S APT70SM70J	TO-247 D3 SOT-227	Mid-August
700V New	130A	33mΩ	APT130SM70B APT130SM70J	TO-247 SOT-227	End-July
1200V	25A	140mΩ	APT25SM120B APT25SM120S	TO-247 D3	Early-August
1200V	40A	80mΩ	APT40SM120B APT40SM120S APT40SM120J	TO-247 D3 SOT-227	Mid-June then Early-July
1200V	80A	40mΩ	APT80SM120B APT80SM120S APT80SM120J	TO-247 D3 SOT-227	Mid-June then Mid-July
1700V	5A	800mΩ	APT5SM170B APT5SM170S	TO-247 D3	Early-October




What Makes A High Speed Switch

Typical Transistor Gain Characteristics





$g_{\rm m}$ Optimization




- Packing density (without increasing parasitic capacitance)
- Source resistance minimized ($g_{\rm m}$ vs. $R_{\rm DS(ON)}$ plot)
 - o Perfection of source contact formation
 - $_{\rm O}$ Push the limit on gate/source overlap without trading manufacturability



DC Characteristics Key to Switching Performance



Best in Class $R_{DS(ON)}$ vs. Temperature




• Lower $R_{DS(ON)}$ at temperature provides higher ceiling for continuous current rating



R_G & Dynamic Performance

<u>Turn-On</u>

Turn-Off




• High gate resistance limits available charging current, consequently, retards transistor switching performance




Ultra Low Gate Resistance

Minimized Switching Energy Loss & Higher Switching Frequency






High Transconductance (g_m) Cuts t_{on}



• 2 × $g_{\rm m}$ at the start of the turn-on process




High Transconductance (g_m) Cuts t_{on}



• Superior sub-1A g_m jumps start the turn-on process



Maximum Switching Frequency, *f*_{max}



Dynamic performance breakaway enablers:


- Superior $\boldsymbol{E}_{on}(\boldsymbol{t}_{on})$ due to high \boldsymbol{g}_{m} , ultra low \boldsymbol{R}_{G}
- Superior E_{off} due to extremely low R_{G} (yet oscillation free with very low external R_{G})
- Low R_{DS(ON)} at high temperatures extends switching frequency and current capability



Superior Short Circuit Withstand

Competitor 1

Microsemi




• Microsemi's $80m\Omega$ SiC MOSFET demonstrates **25%** longer short circuit capability



© 2016 Microsemi Corporation. Company Proprietary

Power Matters.TM 22


Superb Avalanche Ruggedness



• Competitor1 not UIS rated, competitor2 GEN2 1200V/80m Ω /36A E_a =1J (20A)



SiC MOSFET Technology Reliability Assessment




🏷 Microsemi.



Larger=More capacitance=More Switching Loss?




Difference Between On/OFF (not described by Q_g characteristic)



- Turn-on: An energizing process with transistor g_m generator hard at work
- Turn-off: Capacitive
- Area under the dynamic load-line: $E_{on} > E_{off}$



Gate Charge (Q_q) Characteristic



• Plateau voltage: g_m (but note: Q_q characteristic has no g_m action, i.e., high g_m does not speed things up due to the very choked gate current contrast to real switching. Further, more gate charge does not mean higher switching loss necessarily)


- Slope of V_{g} in region A: Capacitance at weak turn-on (C_{A})

• Flatness of V_g in region B: Degree of saturation • Slope of V_g in region C: Capacitance at strong turn-on $(C_c) \rightarrow$ No contribution to switching power loss (V_d =0)

C_{gg} | \pmb{C}_{gd} 10V 1kV $\overline{V}_{gs=d}$ $V_{\rm th}$ Power Matters.¹M₈₌₉₂₇ © 2016 Microsemi Corporation. Company Proprietary




Low Current Q_g @ 10A



- Apparent: Bigger transistor=More capacitance (V_q slope, duration)
- Not so obvious: Bigger transistor=Lower V_{plateau} =Higher g_{m}
- Turn-on: $g_{\rm m}$ -dictated process \rightarrow bigger transistor wins
- Turn-off: E_{off} worse for the bigger transistor (E_{off} is purely capacitance)
- E_{total} remains constant (current/capacitance scaling) \rightarrow equal for big and small @ low/moderate currents



High Switching Current




• $V_{\rm G}$ required for a larger transistor to support a given current is lower

• @ a given high switching current, $V_{\rm G}$ of a smaller transistor is required to climb to a higher value to support $I_{\rm D}$ in the turn-on process \rightarrow Lag in $V_{\rm D}$ fall time to complete turn-on $\rightarrow E_{\rm on}$ \uparrow



High vs. Low Switching Current Q_g (for APT40SM)



In contrast to 10A

 \circ 60A pushes the transistor to higher V_g (more saturated) to support current


• Transistor struggles to support the current

 \circ Higher V_{d} is required

 \circ Lag in V_{d} fall results

 $_{\rm O}$ Note the worse gate voltage slope indicative of higher gate capacitance at higher V_g (no contriution to loss)





- Smaller transistor screaming for g_m (requires higher V_g to support high current)
- The falling of V_d slows toward the end of Miller plateau \rightarrow onset of saturation for smaller transistor to support current at a higher V_d
- Lag in V_{d} dissipates more power during turn-on




High Current Turn-On Lag

 • @ a given <u>high</u> switching currents

 Smaller transistor lags in g_m → required to
 sweep to a higher voltage (V_g, V_d)

 Smaller transistor turn-on lag leads to
 higher turn-on switching loss

• A smaller transistor can only support a high switching current <u>at a higher V_{ds} due to saturation</u>, i.e., drain voltage never falls sufficiently leading to the increase of switching/conduction loss \rightarrow conduction loss \rightarrow a bigger transistor is needed





Transistor Size Scaling Summary

- Larger transistor \rightarrow Lower conduction loss ($R_{DS(ON)}$)
- For a given voltage
 - @ low/moderate switching current \rightarrow Equal E_{total} performance
 - @ high switching current \rightarrow Larger transistor has lower switching loss
- At a switching current where drain voltage fails to complete its fall \rightarrow

Transistor size cannot support the current and a bigger transistor is required




Microsemi 700V SiC MOSFET Benchmarked Against 700V Silicon Superjunction MOSFET

Microsemi SiC MOSFET APT70SM070B: 700V, 53m Ω Silicon Superjunction MOSFET IPW65R045C7: 700V, 45m Ω




Thermal Friendly SiC MOSFET



- For silicon superjunction MOSFET, conduction loss deteriorates rapidly with temperature while SiC MOSFET remains temperature insensitive.
- Switching/conduction loss deteriorates at high current/temperature due to saturation




Thermal Friendly SiC MOSFET



- For silicon superjunction MOSFET, conduction loss deteriorates rapidly with temperature while SiC MOSFET remains temperature insensitive.
- Switching/conduction loss deteriorates at high current/temperature due to saturation






- Plateau $V_q \rightarrow$ silicon superjunction MOSFET lower \rightarrow stronger g_m (μ_n , die size)
- Slope of V_{g} in region A
 - o SiC MOSFET steeper → lower input capacitance C_{iss} in region A (V_{th})
 - \circ SiC breakdown field 7.3 × → Allows heavier doping for a given breakdown voltage
 - For a given breakdown voltage and $R_{DS(ON)}$ → SiC MOSFET has a smaller die size
 - $_{\odot}$ Silicon superjunction MOSFET die size 1.67 ×
- Flatness of Miller plateau (region B)
 - \circ Flat for silicon superjunction MOSFET → More saturation
 - \circ Never flat for SiC MOSFET \rightarrow Much less saturation \rightarrow More current capability
- Region C slope of V_g post Miller plateau (C_{gg} of $V_g > V_{th}$) \rightarrow No contribution to loss



Q_g Characteristic Summary

	Features in gate charge characteristic	Switching performance implication	SIC MOSFET	Silicon superjunction MOSFET	
g m	plateau voltage	turn-on loss	-	+ (die size, mobility)	
Input capacitance	slope(V _g)	switching loss	+ (die size, integration, layout)	-	
Miller capacitance	duration of Miller plateau (till V _d falls sufficiently)	switching loss	(+) (die size, integration, layout)	-	
Saturation	flatness of plateau	switching current, temperature capability	+	-	



SiC MOSFET Module Product Roadmap

The SiC MOSFET Module product range is based upon:

• Two die sizes S5F04





- Two voltage ratings (700V and 1200V)
- APT70SM70D (700V /53 mOhms typ, 60 mOhms max)
- APT40SM120D (1200V/80 mOhms typ, 100 mOhms max)
- APT140SM70D (700V/30 mOhms typ, 35 mOhms max)
- APT80SM120D (1200V/40 mOhms typ, 55 mOhms max)




SiC MOSFET Module Product Roadmap

- Electrical configurations
 - Boost Chopper
 - Buck Chopper
 - Single switch
 - Phase leg
 - Full bridge
 - Triple phase leg



 To achieve the best switching performance and highest integration level a custom approach totally dedicated to the application efficiency target and mechanical constraints is the ultimate solution




Example of a high current, high frequency, high voltage SiC MOSFET phase leg



Module performance and reliability depend on assembly material choice

	Material	CTE (ppm/K)	Thermal conductivity (W/m.K)	Density (g/cc)	
					Silion Die (120 a
	CuW	6.5	190	17	Silicon Die (120 r SiC Die (40mm2)
Base	AISiC	7	170	2.9	Cu/Al ₂ O ₃
	Cu	17	390	8.9	AlSiC/Al ₂ O ₃
					Cu/AlN
Substrate	Al ₂ O ₃	7	25	-	AlSiC/AlN
	AIN	5	170	-	AlSiC/Si ₃ N ₄
	Si₃N₄	3	60	-	DBC substrate
Die	Si	4	136	-	Solder
Die	SiC	2.6	370	-	Base

	CTE (ppm/K)	Thermal conductivity (W/m.K)	Rthjc (K/W)
Silicon Die (120 mm ²) or SiC Die (40mm2)	4	136	
Cu/Al ₂ O ₃	17/7	390/25	0.35
AlSiC/Al ₂ O ₃	7/7	170/25	0.385
Cu/AlN	17/5	390/170	0.28
AlSiC/AlN	7/5	170/170	0.31
AlSiC/Si ₃ N ₄	7/3	170/60	0.31



More closely matched TCEs of materials increases module lifetime.

Higher thermal conductivity maximizes thermal performance

Engineered materials such as AlSiC provide substantial weight reductions (up to 50%) over traditional copper material.

- AlSiC and Alumina offer best CTE matching
- AIN and Si3N4 on AISiC offer higher thermal performance with good CTE matching




- All full SiC Mosfet modules from Microsemi are built with Aluminium Nitride (AIN) substrate for best thermal performance
- Si3N4 substrates is offered as an option
- Any full SiC power module can be converted from a standard copper base plate to an AISiC base plate for extended operating temperature range and higher temperature cycling capability



- SiC technology is capable of high temperature operation
- All Microsemi SiC MOSFET modules use high temperature solder alloy for die attach as a standard to allow maximum junction temperature operation
- As SiC technology will improve, high temperature solder alloy will become a limitation for extreme junction temperatures operation
- Ag sintering technology is the future for SiC devices assembly



Basic Ag sintering process



Ag Nano particle

 During Sintering process solvents and organic cap escape, exposing pure silver core to allow particles to coalesce and form solid conductive Ag structure



Ag is an ideal Die Attach Material							
	Melting range	Density	СТЕ	Tensile strength	Modulus	Thermal conductivity	Electrical resistivity
Material	°C	g/cm ³	ppm/°C	MPa	GPa	W/m.K	μΩcm
Silver	962	10.5	20	140	76	419	1.6
92.5Pb5Sn2.5Ag	287-296	11	29	29	-	27	8.5
80Au20Sn	280	14.5	16	276	59	57	16
96.5Sn3.5Ag	221	7.4	30	38	50	58	12.5

- Ag paste is processed at 250°C 300°C under pressure to form pure Ag interface
- After processing , Ag paste acts as bulk Ag with a melting point of 962°C
- Density (85 to 90%)
 - Thermal conductivity: 200 300 W/m.K
 - Electrical resistivity: $2 2.5 \ \mu\Omega cm$
 - No intermettallic phases formed
- Ag paste allows highest thermal performance and reliability



Thank You



Power Matters.*

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 email: sales.support@microsemi.com www.microsemi.com Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

©2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.