# Electronics, Trigger and Data Acquisition part 2

Summer Student Programme 2016, CERN


July 12, 2016


Roberto Ferrari Instituto Nazionale di Fisica Nucleare


roberto.ferrari@pv.infn.it

## Trigger & DAQ

### Basic DAQ: Synchronous Trigger (1)










- Measure temperature at fixed frequency
- ADC performs analogto-digital conversion
  - our front-end electronics
- CPU does readout and processing

July 12, 2016

### Basic DAQ: Synchronous Trigger (2)








- Measure temperature at fixed frequency
- Full sequential → nothing going in parallel
- System limited by time needed to process one "event"
- If  $\tau \sim 1 ms$  for ADC conversion +CPU processing +storage
  - $\rightarrow$  can sustain up to  $1/\tau \sim 1$ kHz of *periodic* (*synchronous*) *trigger* rate

### What does "Trigger" mean?

- Prompt signal, built with "as simple as possible" criteria, claiming that, possibly, something interesting took place, initiating the data-acquisition process ["please, look at that"]
- Keywords: simple, rapid, selective
  - selective = efficient for "signal" & resistant to "background"
- Actual parameters strongly dependent on operating conditions
  - in multi-level trigger system, "next" level way slower and more complex than preceding one

The oscilloscope trigger does exactly this: informs the instrument to initiate the internal signal acquisition and visualization




#### How Trigger was born

#### https://en.wikipedia.org/wiki/Coincidence\_circuit:


Walther Bothe: (1924-1929) offline → online coincidence (logic **AND**) of 2 signals

Bruno Rossi: "Method of Registering Multiple Simultaneous Impulses of Several Geiger Counters" (Nature, 1930), online coincidence of 3 signals (expandable)

"Rossi coincidence circuit was rapidly adopted by experimenters around the world. It was the first practical AND circuit, precursor of the AND logic circuits of electronic computers"




### Basic DAQ: Physics Trigger



- Measure β decay properties
- Asynchronous and unpredictable events
  - need a physics trigger
- Delay compensates for trigger latency
  - time needed to reach a decision
- When system busy (=not ready to react to triggers) → dead time


#### Basic DAQ: Real Trigger



### Basic DAQ: don't loose any event?

- a) Retriggerable DAQ system: any new trigger accepted, each time causing dead-time restart, regardless of DAQ state
  - ⇒ paralysable DAQ
- b) Non retriggerable: none new trigger until dead time elapsed
  - ⇒ non-paralysable DAQ

### Basic DAQ: Real Trigger & Busy



- Busy logic avoids triggers while processing
- Which (average) DAQ rate can we achieve now?

Reminder: τ=1ms
sufficient to fully
handle 1kHz
synchronous trigger

### DAQ Dead Time & Efficiency (1)

Being:  $\tau$  = DAQ dead time (per event) ; f = average signal rate ;  $\nu$  = average acquisition rate


```
ightarrow v·\tau = total DAQ dead time \Rightarrow (1-v·\tau) = total DAQ available time 
ightarrow f·(1-v·\tau) = v \Rightarrow v = f/(1+f·\tau) < f, 1/\tau

Efficiency \epsilon = v/f = 1/(1+f·\tau) < 100%

Dead time (1-\epsilon) = f·\tau/(1+f·\tau) \Rightarrow f·\tau < (1-\epsilon) < 1
```

- Max acquisition speed (f $\rightarrow \infty$ ) v $\rightarrow 1/\tau$
- Due to stochastic fluctuations, efficiency will always be less than 100%
  - − in our specific example,  $\tau$ =1ms, f=1kHz  $\Rightarrow$  v=500Hz, ε=50%


### DAQ Dead Time & Efficiency (2)




- Want:  $v \sim f (\epsilon \sim 100\%) \Rightarrow (f \cdot \tau) << 1 \Rightarrow \tau << 1/f$ • f=1kHz,  $\epsilon=99\% \Rightarrow \tau=0.01ms \Rightarrow 1/\tau=100kHz$
- In order to cope with input signal fluctuations, we have to over-design our DAQ system by a factor 100. <u>Very inconvenient!</u> Can we mitigate this effect?

#### Dead Time → de-randomise

Processing → bottleneck




Dead time  $\sim (1+x)^{-1} \sim 50\%$ [ for x = 1/(f· $\tau$ )  $\sim$  1 ] Buffering allows to decouple problems




Dead time 
$$\sim (\sum^{0..N} x^j)^{-1} \sim 1/(N+1)$$
  
[ N = buffer depth ]

July 12, 2016

#### Basic DAQ: De-Randomisation



- First-In First-Out
  - buffer area
     organized as a
     queue
  - depth: number of memory cells
  - implemented in HW and SW



 Buffering introduces additional latency on data path


FIFO absorbs and smooths input fluctuations, providing ~steady (de-randomised) output rate

### does buffering solve all problems?

#### **FIFO**

- •filled with very variable input flow
- emptied at smoothed output flow
  - → the Leaky-Bucket problem

Q: how often may overflow?



### Some (Candid) Queueing Theory

N-event buffer ... single queue size N:

```
P_k: % time with k events in ; P_N = no space available \rightarrow dead time
```

```
\begin{split} & \sum P_k = 1 \; [\; k = 0..N \;] \\ & \text{rate}(j \to j + 1) = f \cdot P_j \qquad \text{(fill at rate f)} \\ & \text{rate}(j + 1 \to j) = P_{j+1} / \tau \qquad \text{(empty at rate } 1 / \tau) \\ & \text{steady state:} \quad f \cdot P_j = P_{j+1} / \tau \quad \Rightarrow \quad P_j = P_{j+1} / (f\tau) = x \cdot P_{j+1} \\ & \text{for } x \sim 1 \quad \Rightarrow \quad P_j \sim P_{j+1} \quad \Rightarrow \quad \sum P_k \sim (N+1) \cdot P_0 = 1 \quad \Rightarrow \quad P_0 \sim 1 / (N+1) \\ & \Rightarrow \quad \text{dead time} \quad \sim \quad 1 / (N+1) \\ & \qquad \qquad \text{want} \leq 1\% \quad \Rightarrow \quad N \geq 100 \end{split}
```

### Some (Candid) Queueing Theory

N-event buffer ... single queue size N:

```
rate(j+1 \rightarrow j) = f \cdot P_j (fill at rate f) (fill at rate f) rate(j+1 \rightarrow j) = P_{j+1}/\tau (employs the 1/\tau)


steady steady f = P_{j+1}/\tau f = P_j = P_{j+1}/(f\tau) = x \cdot P_{j+1}


Take care: f = \frac{x}{2} \cdot \frac{x}{2} \cdot \frac{y}{2} \cdot \frac{y}{2} = \frac{y}{2} \frac{y}{2} = \frac{y}{2} \cdot \frac{y}{2} = \frac{
```

Take 
$$Ca^{\text{re.}}$$
  $\sim 1 \Rightarrow P_j \sim P_{j+1} \Rightarrow \sum P_k \sim (N+1) \cdot P_0 = 1 \Rightarrow P_0 \sim 1/(N+1)$   
  $\Rightarrow$  dead time  $\sim 1/(N+1)$ 

want  $\leq 1\% \Rightarrow N \geq 100$ 

#### De-Randomisation: Queueing Theory






- We can now attain a FIFO efficiency ~100% with:
  - $-\tau \sim 1/f$
  - "moderate" buffer size
- Two degrees of freedom to play with
- This dead time often managed by trigger system itself ("complex dead time")

### Dead Time: Summary

- 1) Simple dead time: avoid overlapping (conflicting) readout window
- 2) Complex dead time: avoid overflow in front-end buffers (protection against trigger bursts)


ATLAS uses simply leaky-bucket algorithms with 2 parameters:

max X triggers (X = FIFO depth) in any (sliding) time window = (X\*readout time)




July 12, 2016

#### De-Randomisation: Summary



- Almost 100% efficiency and minimal deadtime may be achieved if
  - ADC able to operate at rate >> f
  - data processing and storing operates at ~f
- FIFO decouples low latency front-end from data processing
  - minimize the amount of "unnecessary" fast components
- Could "Delay" be replaced with "FIFO"?
  - analog pipelines →
     heavily used in LHC DAQs


#### Basic DAQ: Collider Mode





- Synchronous particle collision rate
- Trigger <u>rejects</u> (= does not select) uninteresting events
- Even if collisions are synchronous, triggers unpredictable and uncorrelated
- De-randomisation still needed


## Scaling up: Network & Buses


#### Basic DAQ: More Channels
















#### Readout Topology


- Reading out or building events out of many channels requires many components
- Possibly want a modular, scalable system
- - example: readout crates, event building nodes, ...




- How to organize interconnections inside and between building blocks?
- Two main classes: buses or network










#### Readout Topology

- Reading out or building events out of many channels requires many components
- Possibly want a modular, scalable system
- - example: readout crates, event building nodes, ...



Two main classes: buses or network




#### Buses

- Examples: VME, PCI, SCSI, Parallel ATA, ...
  - local, external, crate, long distance
- Devices connected via shared lines (bus)
  - bus → group of electrical lines
  - sharing implies <u>arbitration</u>





- Devices can be master or slave
- Device can be addressed (uniquely identified) on the bus



#### **Bus Facts**

#### Simple <


- fixed number of lines (bus-width)
- devices have to implement well defined hw/sw protocols
  - mechanical, electrical, communication, ...

#### Scalability issues X

- bandwidth shared among all devices
- limited maximum bus width



maximum number of devices depends on bus length



#### **Bus Facts**


#### Simple 🗸

- fixed number
- devices have
  - mechanic

#### Scalability issues X

- bandwidth sh
- limited maxin
- maximum bus
- maximum nu


On the long term, other "effects" might limit your system scalability



July 12, 2016 33

#### Network

- Examples: Ethernet, Telephone, Infiniband, ...
- All devices are equal
- Devices communicate directly with each other
  - no arbitration, simultaneous communications
- Device communicate by sending messages
- In switched network, switches move messages between sources and destinations
  - find the right path
  - handle "congestion" (two messages with the same destination at the same time)
    - would you be surprised to hear that buffering is the key?





#### Network

- Examples: Ethernet, Telephone, Infiniband, ...
- All devices are equal
- Devices communicate directly with each other
  - no arbitration, simultaneous communications
- Device communicate by sending messages
- In switched network, switches move messages

between source Thanks to these characteristics, networks do scale well.

- find the rithey are the backbones of LHC DAQ systems handle "congestion" (two messages with the same
- destination at the same time)
  - would you be surprised to hear that buffering is the key?





July 12, 2016

### Modular Electronics

#### **Modular Electronics**

- Standard electronics "functions" implemented in well-defined "containers"
  - re-use of generic modules for different applications
  - limit the complexity of individual modules → reliability & maintainability
  - easy to upgrade to newer versions
  - profit from commercially available "functions"
- "Containers" are normally well-defined standards defining mechanical, electrical, ..., interfaces
  - "easy" design and integrate your own module
- Historically, in HEP, modular electronics was bus-based
  - currently in a mixed phase ...

Allow building your own data-acquisition system just connecting predefined functions → Fast & Efficient



#### NIM


- NIM (1964)
  - "Nuclear Instrumentation Modules"
  - 50  $\Omega$  input/output impedence
  - fast modules may have
    - rise/fall time:  $\sim$ 1 ns
    - duration:  $\sim$  O(10 ns)
    - input/output delay: few ns
- NIM modules usually
  - do not need software, are not connected to PCs
  - implement logic and signal processing functions
    - discriminators, coincidences, amplifiers, Logic gates, ...
  - may also provide HV channels
- Typically implement basic trigger and busy system

New modules still appear on market

Very diffused in medium-size HEP experiments


<u>Found in counting rooms of LHC experiments</u>






#### **VMEbus**

- VMEbus: modules communicate via a "backplane"
  - electrical, mechanical and communication protocols
- Choice of many HEP experiments for offdetector electronics [ power and control ]
  - relatively simple protocol
  - lot of commercially available functions
- More than 1000 VMEbus crates at CERN







### Other (arising) Standards

PCI-based







We know buses have limited scalability. <u>Can we have "network-based" modular electronics?</u>

- VXS → essentially VME plus switched interconnectivity
- ATCA and derivatives
  - standard designed for telecom companies
  - high-redundancy, data-throughput, high power density
  - being used for LHC upgrade programs

### to be continued...