

# Electronics, Trigger and Data Acquisition part 3

Summer Student Programme 2016, CERN

July 13, 2016


Roberto Ferrari  
Istituto Nazionale di Fisica Nucleare

[roberto.ferrari@pv.infn.it](mailto:roberto.ferrari@pv.infn.it)


# Event Building

# Two Philosophies @ LHC

- Send everything, ask questions later (ALICE, CMS, LHCb)




- Send a part first, get better question → send everything only if interesting (ATLAS)




# Event Building: Network Perspective

- **Event Building: collection and formatting of all data elements of an event into a single unit**
  - normally last step before high-level trigger or storage
  - can be implemented on buses, can use custom interconnects, can be based on (Ethernet) **network**
- Network-based EB is choice of all LHC experiments and case study for networking in DAQ




# Network Switch: Crossbar



- Each input port can potentially be connected to each output port
- At any given time, only one input port can be connected to a given output port
- Different output ports can be reached concurrently by different input ports

# Network Switch: Crossbar





- Ideal situation → all inputs send data to different outputs



No interference (Congestion)

All input ports send data concurrently

# Crossbar Switch: Event Building



- EB workload implies converging data flow
  - all inputs want to send to same destination at the same time
- “Head of line blocking”
  - congestion


# Congestion



- Well know phenomena ..
  - in Geneva and other cities
- Differently from road traffic, Ethernet HW allowed to “drop” vehicles (packets)
  - Higher level protocols have to take care of re-sending
  - Possibly important performance impacts



# Queueing




- Adding input and output FIFO dramatically improves EB pattern handling
- EB workload anyway problematic
  - limited FIFO size, variable data size
  - limited internal switching speed

traffic shaping  
or  
network oversizing

# Use Cases


# NOMAD (1995-1998)

- Search for  $\nu_{\mu} \rightarrow \nu_{\tau}$  oscillations at the CERN WA neutrino facility (WANF)
- $2.4 \times 2.4 \text{ m}^2$  fiducial (beam) area
- two 4ms spills with  $1.8 \times 10^{13}$  P.o.T. each ( $\nu$  spills)
- a (2s) slow-extraction spill ( $\mu$  spill)
- 14.4s cycle duration




veto counters      trigger counters

→ DAQ layout



# WANF - SPS SuperCycle



14.4 s cycle length

2 x 4 ms neutrino spills (f/s extractions)

1 x 2 s muon spill (slow extraction)

f/s extractions

slow extraction

Intensities in the SPS

Data from experiments

Steering on targets

# Triggering once more ...


menu for NOMADs:

v-spill triggers

$\bar{V} \times T_1 \times T_2$   
 $\bar{V}_8 \times FCAL$   
 $\bar{V}_8 \times FCAL' \times T_1 \times T_2$   
 $\overline{T_1 \times T_2} \times ECAL, \bar{V}_8 \times ECAL$   
**RANDOM**

$\mu$ -spill triggers

$V \times T_1 \times T_2$   
 $V_8 \times T_2$   
 $V_8 \times T_1$   
 $V_8 \times T_1 \times T_2 \times FCAL'$   
 $V \times T_1 \times T_2 \times ECAL$




veto counters (central shaded area is V8)

# Triggering → FPGA.s at work

## MOdular TRigger for NOmad (MOTRINO):


6 VME boards providing local and global trigger generation and propagation



# FPGA: Field-Programmable Gate Array

array of configurable logic blocks providing tons (thousands → millions) of dynamically connected logic units, made of:

- look-up tables (to perform complex combinatorial functions)
- flip-flops (to synchronously store results)



Incredibly competitive wrt. ASIC until you don't need millions of chips

With O(50-100 €) you may start up your own project in few days

<http://www.fpga4fun.com>:

“you can design a circuit on your computer and have it running on your desk in minutes”

# NOMAD DAQ

- $\sim 30(?)$  (64 or 96 channel) Fastbus xDC boards [ x = Q, P, T ]
  - Typically:
    - $\sim 15$  evts in each 4ms spill (neutrino triggers)
    - $\sim 60$  evts in each 2s spill (muon triggers)
    - 256-events in off-spill calibration cycles (calibration triggers)
  - On spill(cycle): on-board buffering of up to 256 events (no way to read event-by-event)
  - End of spill(cycle): block transfer to 5 VME PU.s (motorola 68040 FIC8234 board, OS9 real-time system)
  - Event building and storage on another VME PU
  - Monitoring and control on SunOs/Solaris workstations
- on-board buffering
- data processing done off-spill (i.e. off-beam)



# DREAM (2006→): a Testbeam Case

R&D on dual-readout calorimetry, setup:


- Crystals
- Scintillating/cherenkov fibers in lead/copper matrices
- Scintillator arrays as shower leakage counters
- Trigger/veto/muon counters
- Precision chamber hodoscope

... always evolving

Acquiring: waveforms, total charge, time information

# DREAM (2006→): a Testbeam Case

a possible  
SPS cycle  
beam:  
~2 s / 14.4 s  
(flat top)



Intensities  
in the SPS

Data from  
experiments


Steering  
on targets

slow extraction

$$\text{Trigger} = ( \overline{V} \times T_1 \times T_2 \mid \text{ped} ) \rightarrow \text{easy !}$$

# Spill-driven (asynchronous) Trigger

$$\text{Trigger} = \bar{V} \times T_1 \times T_2 \mid \text{ped}$$



First discrete, then FPGA (Xilinx Spartan 3AN evaluation board)

# DREAM DAQ

1 PC → 2 VME crates (access via CAEN optical interfaces) + 1 PC → storage  
6 x 32 ch xDC.s (x = Q, T : CAEN V792, V862, V775 )  
1 x 34 ch (CAEN V1742) 5Gs/s Digitizer (single event:  $\sim 34 \times 1024 \times 12$  bit)  
1 x 4 ch Tektronix TDS7254B 20 Gs/s oscilloscope  
... few VME I/O & discriminator boards

DAQ logic spill-driven (no “real time”, scientific linux desktop)  
**in-spill (slow extraction)**

- a) poll trigger signal ... if trigger present:
  - b) read all VME boards (w/ DMA, whenever possible)
  - c) format & store on a large buffer (FIFO over RAM)
  - d) re-enable trigger

**out-of-spill**


- a) read scope (in case) → size is fixed at run start
  - b.1) monitor data (produce root files)
  - b.2) store on disk files (beam and pedestal files) over network

rate  $\sim O(1 \text{ kHz})$


# LHC Experiments

# Multi-Level Trigger Systems

- Often impossible to take a proper decision in a single place
  - too long decision time
  - too far
  - too many inputs
- Distribute decision burden in a hierarchical structure
  - usuall:  $\tau_{N+1} \gg \tau_N$ ,  $f_{N+1} \ll f_N$
- At DAQ level, proper buffering must be provided for every trigger level
  - absorb latency
  - de-randomise



# HEP DAQ Phase-Space



# Trigger & DAQ Challenges @ LHC


- Experiments with  $O(10^7-10^8)$  channels operating at 40 MHz (25 ns)  $\rightarrow \sim 40$  TB/s
- Searching for **extremely rare** phenomena:

$$\sigma_H / \sigma_{Tot} \sim O(10^{-13})$$

*... find the needle in a haystack:*




- Pretty complex events
  - significant number of overlapping collisions (pile-up)
- Large dimensions/distances ( $O(10$  m))



Multi-level trigger system and

...





# Level-1 Trigger & FE Electronics

- Particle time of flight  $\gg 25$  ns
- Cable delays  $\gg 25$  ns





Dedicated synchronization, timing and signal distribution facilities

- **Typical Level-1 decision latency:  $O(\mu\text{s})$** 
  - dominated by signal propagation in cables




Digital/analog custom front-end pipelines store information during L1 trigger decision




# After Level-1 ?

- Custom hardware for Level-1 trigger and front-end electronics followed by network-based **High-Level Trigger** farm(s)
  - commercially available HW organized in a farm
    - events are independent




- Connection between via dedicated HW and point-to-point connectivity
  - electrical or optical, standard or custom

Custom electronics



Network based

# Read-Out Links (in LHC Run 1)



Optical: 160 MB/s  $\approx 1600$  Links  
Receiver card interfaces to PC.

**Flow Control**

Yes



LVDS: 400 MB/s (max. 15m)  $\approx 500$  links  
(FE on average: 200 MB/s to readout buffer)  
Receiver card interfaces to commercial NIC  
(Network Interface Card)


yes



DDL

Optical 200 MB/s  $\approx 500$  links  
Half duplex: Controls FE (commands,  
Pedestals, Calibration data)  
Receiver card interfaces to PC

yes




TELL-1  
& GbE Link


Copper quad GbE Link  $\approx 400$  links  
Protocol: IPv4 (direct connection to GbE switch)  
Forms "Multi Event Fragments"  
Implements readout buffer

no


# ATLAS HLT Farm




# ALICE




# ATLAS



# CMS




# LHCb






# Long Shutdown 1 – TDAQ Perspective



- LHC data-acquisition system backbones installed  $\sim 2007$ 
  - during Run 1  $\rightarrow$  stability, efficiency, performance reach and optimization
- LS1 occasion to
  - upgrade core systems and review architectures
  - introduce new technologies, retire obsolete ones
  - follow changes of detector side
  - prepare for Run2 (and Run3) challenges



# Long Shutdown 1 – TDAQ Perspective




- LHC data-acquisition system backbones installed  $\sim 2007$ 
  - during Run 1  $\rightarrow$  stability, efficiency, performance reach and optimization
- LS1 occasion to
  - upgrade core systems and review architectures
  - introduce new technologies, retire obsolete ones
  - follow changes of detector side
  - prepare for Run2 (and Run3) challenges

# Run 2: Challenges


- Increased pile-up
  - larger data size → bandwidth and storage
  - more complex events → increased computing needs, trigger efficiency and rejection power




# (Some) Run-2 Updates




- Merge L2 and L3 into a single HLT farm
  - preserve Region of Interest, but diluted the farm separation and fragmentation
  - increased flexibility, computing power efficiency



- No architectural changes, but
  - all network technologies replaced
    - Myrinet → Ethernet
    - Ethernet → Infiniband
  - file-based event distribution in the farm
    - achieve full decoupling between DAQ and HLT



# Evolution for Run 2



**ATLAS:**

**more like CMS**

... still using “L2” ROI, but as first step of a unified L2/EB/HLT process

**CMS:**

**more like ATLAS**

... still doing full EB, but analyse ROI first

DAQ@LHC Joint Workshop 2013 :

<http://indico.cern.ch/conferenceOtherViews.py?view=standard&confId=217480>

# Looking forward to LS2 and beyond

DAQ@LHC Workshop

On some long term, all experiments looking forward to significant increase in L1 trigger rate and bandwidth. ALICE and LHCb will pioneer this path during LS2

- First level trigger for Pb-Pb interactions **500 Hz → 50 kHz**
  - **22 MB/event**
    - **1 TB/s readout → 500 PB/month**
  - **Data volume reduction**
    - on-line full reconstruction
    - discard raw-data
  - **Combined DAQ/HLT/offline farm**
    - COTS, FPGA and GPGPU
- **1 MHz → 40 MHz** readout and event building → trigger-less
    - trigger support for staged computing power deployment
  - **100 kB/event**
    - on-detector zero suppression → rad-hard FPGA
    - 4 TB/s event-building



July 13, 2016



38

Almost the End ...


# What I did not talk about ...

- Many many topics, not exhaustive list:
  - Run Control → DAQ steering, Finite State Machine
  - Configuration → Storing, distributing and archiving SW, HW and trigger configuration
  - Monitoring → data quality, detector state, DAQ functionality
- Your chance of hearing about these and much more and learn through practice at ...



# ISOTDAQ 2017

- Seventh edition of the **International School of Trigger and Data Acquisition** will be held in Jan-Feb 2017 (location not yet known)



The screenshot shows the homepage of the International School of Trigger and Data Acquisition (ISOTDAQ). The navigation bar includes links for Home and years from 2010 to 2016. The main heading is "[the international school of trigger and data acquisition]". The page is divided into several sections:

- Important links:** A vertical list of buttons for ISOTDAQ 2010, 2011, 2012, 2013, 2014, and 2015.
- About the School:** A text block describing the school as a 7-day event for 50 students, covering lectures and laboratory exercises. It details the target audience (engineering and physics students) and the topics to be covered, including DAQ programming, hardware bus systems, and trigger logic.
- Goals:** A list of objectives, including introducing basics of trigger and data acquisition, exposing participants to a variety of topics, and providing hands-on training.
- News and Announcements:** A section with three bullet points: "ISOTDAQ 2015 is over and was a big success.", "A permanent lab at CERN is being setup.", and "ISOTDAQ 2016 goes to Israel."
- ISOTDAQ in the press:** A list of media mentions with links, including Hungarian Press, CERN Bulletin (08-2013, 08-2012, 04-2011), Industry connection, INFN connection, CERN connection, ACEOLE-Marie Curie Training Program connection, and TAEK connection (in Turkish).
- Contact:** A button labeled "Contact" with the text "Click to email: [contact](#)".

An orange starburst callout on the left side of the page contains the text "Watch this space" in green.

<http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html>

July 13, 2016

# References

- Lectures and papers from H. Spieler
  - <http://www-physics.lbl.gov/~spieler/>
- Lecture at ISOTDAQ schools
  - <http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html>
- Of course, previous Summer Student courses
  - <https://indico.cern.ch/category/345/>
- DAQ@LHC Workshops
  - 1<sup>st</sup> in 2013: <https://indico.cern.ch/event/217480/>
  - 2<sup>nd</sup> in 2016: <https://indico.cern.ch/event/471309/>

Thanks for your patience ...