Electronics, Trigger and Data Acquisition part 3

Summer Student Programme 2016, CERN

July 13, 2016


Roberto Ferrari Instituto Nazionale di Fisica Nucleare

roberto.ferrari@pv.infn.it


Event Building

Two Philosophies @ LHC

 Send everything, ask questions later (ALICE, CMS, LHCb)




 Send a part first, get better question → send everything only if interesting (ATLAS)




Event Building: Network Perspective

- Event Building: collection and formatting of all data elements of an event into a single unit
 - normally last step before high-level trigger or storage
 - can be implemented on buses, can use custom interconnects, can be based on (Ethernet)
 network
- <u>Network-based EB is choice of all LHC</u>
 <u>experiments</u> and case study for networking in DAQ




Network Switch: Crossbar



- Each input port can potentially be connected to each output port
- At any given time, only one input port can be connected to a given output port
- <u>Different output ports can be</u> <u>reached concurrently by</u> <u>different input ports</u>

Network Switch: Crossbar





 Ideal situation → all inputs send data to different outputs

No interference (Congestion)

All input ports send data concurrently

Crossbar Switch: Event Building






- EB workload implies converging data flow
 - <u>all inputs want to send to same</u>
 <u>destination</u> at the same time
- "Head of line blocking"
 - congestion

Congestion




- Well know phenomena ..
 - in Geneva and other cities
- Differently from road traffic, Ethernet HW allowed to "drop" vehicles (packets)
 - Higher level protocols have to take care of re-sending
 - Possibly important performance impacts

Queueing




- Adding input and output FIFO dramatically improves EB pattern handling
- EB workload anyway problematic
 - limited FIFO size, variable data size
 - limited internal switching speed




Use Cases

NOMAD (1995-1998)

- Search for $v_{\mu} \rightarrow v_{\tau}$ oscillations at the CERN WA neutrino facility (WANF)
- 2.4×2.4 m² fiducial (beam) area
- two 4ms spills with 1.8×10¹³ P.o.T. each (v spills)
- a (2s) slow-extraction spill (μ spill)
- 14.4s cycle duration





WANF - SPS SuperCycle

110

14.4 s cycle length

 2×4 ms neutrino spills (f/s extractions)

 1×2 s muon spill (slow extraction)


f/s extractions



slow extraction


Triggering once more ...

menu for NOMADs:



$Triggering \rightarrow FPGA.s \ at \ work$


MOdular TRIgger for NOmad (MOTRINO): 6 VME boards providing local and global trigger generation and propagation



FPGA: Field-Programmable Gate Array

array of configurable logic blocks providing tons (thousands \rightarrow millions) of dynamically connected logic units, made of:

- look-up tables (to perform complex combinatorial functions)
- flip-flops (to synchronously store results)



Incredibly competitive wrt. ASIC until you don't need millions of chips

With O(50-100 €) you may start up your own project in few days

http://www.fpga4fun.com:

"you can design a circuit on your computer and have it running on your desk in minutes"

NOMAD DAQ

- \sim 30(?) (64 or 96 channel) Fastbus xDC boards [x = Q, P, T]
- Typically:
 - \sim 15 evts in each 4ms spill (neutrino triggers)
 - \sim 60 evts in each 2s spill (muon triggers)
 - 256-events in off-spill calibration cycles (calibration triggers)
 - On spill(cycle): on-board buffering of up to 256 events (no way to read event-by-event)
 - End of spill(cycle): block transfer to 5 VME PU.s (motorola 68040 FIC8234 board, OS9 real-time system)
 - Event building and storage on another VME PU
 - Monitoring and control on SunOs/Solaris workstations

\rightarrow on-board buffering

 \rightarrow data processing done off-spill (i.e. off-beam)


DREAM (2006→): a Testbeam Case

R&D on dual-readout calorimetry, setup:


- Crystals
- •Scintillating/cherenkov fibers in lead/copper matrices
- Scintillator arrays as shower leakage counters
- Trigger/veto/muon counters
- Precision chamber hodoscope
- ... always evolving

Acquiring: waveforms, total charge, time information

DREAM (2006→): a Testbeam Case



Spill-driven (asynchronous) Trigger



J١


DREAM DAQ

1 PC → 2 VME crates (access via CAEN optical interfaces) + 1 PC → storage 6 x 32 ch xDC.s (x = Q, T : CAEN V792, V862, V775) 1 x 34 ch (CAEN V1742) 5Gs/s Digitizer (single event: \sim 34x1024x12bit) 1 x 4 ch Tektronix TDS7254B 20 Gs/s oscilloscope ... few VME I/O & discriminator boards


DAQ logic spill-driven (no "real time", scientific linux desktop)
in-spill (slow extraction)
a) poll trigger signal ... if trigger present:
b) read all VME boards (w/ DMA, whenever possible)
c) format & store on a large buffer (FIFO over RAM)
d) re-enable trigger
out-of-spill
a) read scope (in case) → size is fixed at run start
b.1) monitor data (produce root files)
b.2) store on disk files (beam and pedestal files) over network

LHC Experiments

Multi-Level Trigger Systems



HEP DAQ Phase-Space




Trigger & DAQ Challenges @ LHC


- Experiments with O(10⁷-10⁸) channels operating at 40 MHz (25 ns) → ~40 TB/s
- Searching for extremely rare phenomena:

 $\sigma_H/\sigma_{Tot} \sim O(10^{-13})$

... find the needle in a haystack:

- Pretty complex events
 - significant number of overlapping collisions (pile-up)
- Large dimensions/distances (O(10 m))






Level-1 Trigger & FE Electronics


- Particle time of flight >> 25 ns
- Cable delays >> 25 ns

Dedicated synchronization, timing and signal distribution facilities

- Typical Level-1 decision latency: O(μs)
 - dominated by signal propagation in cables




Digital/analog <u>custom</u> frontend pipelines store information during L1 trigger decision




After Level-1 ?

- Custom hardware for Level-1 trigger and front-end electronics followed by network-based **High-Level Trigger** farm(s)
 - commercially available HW organized in a farm
 - events are independent



- Connection between via dedicated HW and point-topoint connectivity
 - electrical or optical, standard or custom




Network based


Read-Out Links (in LHC Run 1)

SLINK	Optical: 160 MB/s \approx 1600 Links Receiver card interfaces to PC.	Flow Control Yes
SLINK 64	LVDS: 400 MB/s (max. 15m) ≈ 500 links (FE on average: 200 MB/s to readout buffer) Receiver card interfaces to commercial NIC (Network Interface Card)	yes
DDL	Optical 200 MB/s ≈ 500 links Half duplex: Controls FE (commands, Pedestals,Calibration data) Receiver card interfaces to PC	yes
TELL-1 & GbE Link	Copper quad GbE Link ≈ 400 links Protocol: IPv4 (direct connection to GbE switch) Forms "Multi Event Fragments" Implements readout buffer	no

ATLAS HLT Farm




ALICE




29


ATLAS

Custom hardware PC network switch






CMS




custom hardwarePCnetwork switch



LHCb

custom hardware PC



— Event data

— Timing and Fast Control Signals


— Control and Monitoring data

Long Shutdown 1 – TDAQ Perspective

 2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	•••	2030
	Phase Run 1		LS1		Run 2		LS2	Phase I Run 3		I	LS3		Phase II Run 4		
(Prepare Run 2)					(Prepare Phase I)			(Prepare Phase II)							
Consolidation					Ultimate luminosity			HL-LHC							
$\sqrt{s} = 13 \sim 14 \text{ TeV}$															
25 ns bunch spacing															
L _{inst} 1 x10 ³⁴ cm ⁻² s ⁻¹				L _{inst} 2-3 x10 ³⁴ cm ⁻² s ⁻¹				L _{inst} 5 x10 ³⁴ cm ⁻² s ⁻¹							
μ ~ 27				μ ~ 55–81			$\mu \sim 140$ [with levelling]								
 ∫L _{inst} ~50 fb ⁻¹			∫ L _{inst} >350 fb ⁻¹			L _{inst} 6-7 x10 ³⁴ cm ⁻² s ⁻¹									
										evellin	g]				
									∫L _{inst}	~ 300	0 fb ⁻¹				

- LHC data-acquisition system backbones installed \sim 2007
 - during Run 1 \rightarrow stability, efficiency, performance reach and optimization
- LS1 occasion to
 - upgrade core systems and review architectures
 - introduce new technologies, retire obsolete ones
 - follow changes of detector side
 - prepare for Run2 (and Run3) challenges


Long Shutdown 1 – TDAQ Perspective




- LHC data-acquisition system backbones installed \sim 2007
 - during Run 1 \rightarrow stability, efficiency, performance reach and optimization
- LS1 occasion to
 - upgrade core systems and review architectures
 - introduce new technologies, retire obsolete ones
 - follow changes of detector side
 - prepare for Run2 (and Run3) challenges


Run 2: Challenges

- Increased pile-up
 - larger data size \rightarrow bandwidth and storage
 - more complex events → increased computing needs, trigger efficiency and rejection power



(Some) Run-2 Updates





- Merge L2 and L3 into a single HLT farm
 - preserve Region of Interest, but diluted the farm separation and fragmentation



 increased flexibly, computing power efficiency



–all network technologies replaced

HLT

- Myrinet \rightarrow Ethernet
- Ethernet \rightarrow Infiniband
- file-based event distribution in the farm
 - achieve full decoupling between DAQ and HLT



HLT

Evolution for Run 2





ATLAS: more like CMS ... still using "L2" ROI, but as first step of a unified L2/EB/HLT process CMS: more like ATLAS ... still doing full EB, but analyse ROI first

DAQ@LHC Joint Workshop 2013 :

http://indico.cern.ch/conferenceOtherViews.py?view=standard&confId=217480

Looking forward to LS2 and beyond

On some long term, all experiments looking forward to significant increase in L1 trigger rate and bandwidth. ALICE and LHCb will pioneer this path during LS2

DAQ@LHC Workshop

- First level trigger for Pb-Pb interactions 500 Hz → 50 kHz
- 22 MB/event
 - 1 TB/s readout \rightarrow 500 PB/month
- Data volume reduction
 - on-line full reconstruction
 - discard raw-data
- Combined DAQ/HLT/offline farm
 - COTS, FPGA and GPGPU

- **1 MHz** \rightarrow **40 MHz** readout and event building \rightarrow trigger-less
 - trigger support for staged computing power deployment
- 100 kB/event
 - on-detector zero suppression → rad-hard FPGA
 - 4 TB/s event-building





Almost the End ...

What I did not talk about ...

- Many many topics, not exhaustive list:
 - Run Control \rightarrow DAQ steering, Finite State Machine
 - Configuration \rightarrow Storing, distributing and archiving SW, HW and trigger configuration
 - Monitoring \rightarrow data quality, detector state, DAQ functionality
- Your chance of hearing about these and much more and learn through practice at ...

ISOTDAQ 2017

• Seventh edition of the International School of Trigger and Data Acquisition will be held in Jan-Feb 2017 (location not yet known)



http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html July 13, 2016

References

- Lectures and papers from H. Spieler
 - http://www-physics.lbl.gov/~spieler/
- Lecture at ISOTDAQ schools
 - http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html
- Of course, previous Summer Student courses
 - https://indico.cern.ch/category/345/
- DAQ@LHC Workshops
 - 1st in 2013: https://indico.cern.ch/event/217480/
 - 2nd in 2016: https://indico.cern.ch/event/471309/

Thanks for your patience ...