

Ultra fast single photon counting chip

P. Grybos, P. Kmon, P. Maj, R. Szczygiel

**Faculty of Electrical Engineering, Automatics,
Computer Science and Biomedical Engineering**

AGH University of Science and Technology, Krakow, Poland



1. **Motivation**
 - application
 - functionality requirements

2. **Readout chip architecture:**
 - pixel architecture
 - operation modes

3. **Measured parameters**
 - offset spread
 - gain and noise
 - high count rate performance
 - continuous readout and frame rate

4. **Conclusions**

Hybrid pixel detector for X-ray imaging



Functionality:

- single photon counting with energy window,
- input pulse: holes and electrons
- continuous readout

Critical parameters:

- pixel size $75 \times 75 \mu\text{m}^2$,
- good matching (offset and gain)
- high count rate per pixel & high frame rate per chip
- low noise

Readout chip architecture

UFXC32k – Ultra Fast X-ray Chip with **32k** channels






Photo of UFXC32k
with bump-bonded sensor




32768 pixels ($75 \times 75 \mu\text{m}^2$)
CMOS 130 nm (~50M transistors)
chip size $9.63 \times 20.15 \text{ mm}^2$

Single pixel architecture

Layout area: $75 \times 75 \mu\text{m}^2$




Pixel layout




1. CSA
 2. Feed_Krum
 3. SHAPER
 4. Refences – bias currents
 5. TH_SET, TRIM_DAC
 6. Counters and registers
- Bonding pad $\phi = 13 \mu\text{m}$



Pixel photo



CSA & SHAPER



Post-layout simulation





Input transistor selection

(EKV model was used)

$$ENC_{M0}^2 \approx \frac{F_v}{t_p} (C_d + C_f + C_g)^2 4kT \frac{\gamma}{g_m}$$

$$i_f = \frac{I_{DS}}{2n\mu C_{ox} (W/L)\phi_T^2}$$




We assume $L = 150 \text{ nm}$, $n = 1.3$, $F_v = 0.92$, $t_p = 40 \text{ ns}$.

Weak inversion takes place for $i_f < 0.1$


while the **strong inversion** region is for $i_f > 10$

$$g_m = \frac{I_{DS}}{n\phi_T}$$



$$g_m = \sqrt{2\mu C_{ox} \frac{W}{L} I_{DS}}$$



Threshold trimming



TRIM DACs characteristics (1000 MC)



1. GLOBAL TRIM DAC RANGE


2. INDIVIDUALLY IN EACH PIXEL

a) 7-bit trim DAC - I_{TRIM} current

b) rotation of trim DAC characteristics


b) extra offsets (REF1-3)

Two 14-bits counters in each pixel – 3 different modes




STANDARD MODE WITH ENERGY WINDOW:

DISCR_L \Rightarrow COUNTER_L (14 bits)
DISCR_H \Rightarrow COUNTER_H (14 bits)



LONG COUNTER MODE WITH SINGLE THRESHOLD

DISCR_L \Rightarrow
COUNTER_L + COUNTER_H (28- bits)



CONTINUOUS MODE WITH SINGLE THRESHOLD:

Phase 1 : DISCR_L \Rightarrow COUNTER_L (M-bits)
COUNTER_L (M-bits) \Rightarrow data readout

Phase 2: DISCR_H \Rightarrow COUNTER_H (M-bits),
COUNTER_L(M-bits) \Rightarrow data readout

Number of readout bits M can be controlled
2-4-8-14 to increase the frame rate

Tests

power consumption, functionality

The following tests were performed for UFXC32k:

- power consumption,
- functionality of the digital block,
- effective threshold spread and its correction,
- gain measurement and noise performance,
- count rate test – dead time of FEE
- continuous readout


Power supply voltage:

- analog part: 0.8 V (CSA input) and 1.2V
- digital part: 1.2V (core) and 2.5V (LVDS)

**Measured power consumption per pixel:
26 μ W/pixel (analog part)**

Functionality: OK.


**LVDS input/output;
nominal frequency of 200 MHz**



Hardware used:

- NI PXI-1062Q with PXIe-8106 embedded controller
- NI PXI-6562 - Digital Waveform Generator/Analyzer
- NI PXI 7975 flexRIO FPGA with 6583 LVDS interface

DC offsets before and after correction



Before trim: $sd = 12.1$ mV


After trim: $sd = 0.43$ mV

nominal gain
↓

After trim: $sd = 8.5$ e⁻ rms

Comments:

correction time: 20 - 60 sec






Offsets spread in large area integrated circuits working in the single photon counting mode vs. pixel pitch – reference and pixel matrix size is specified for each solution.

Single photon counting system


Offset usually corrected, gain should be corrected too

Solution:

use very precise offset trim



+ add gain trim




Offset and amplitudes of test pulses -
prototype chip 128x184 pixels

Measurements with X-ray source (8.4 keV) to calculate gain and noise

Integral spectra of 32761 pixels




(only 7 pixels are missing due to errors in bump-bonding)



$$f(x) = \frac{a}{2} \left(1 - \operatorname{erf} \left(\frac{x - \mu}{\sqrt{2}\sigma} \right) \right) (bx + c)$$


a - average number of input pulses of given energy,
 μ - threshold of the pixel for the given X-ray energy,
 σ - related to the electronic noise and energy spectrum
 $(bx+c)$ - linear term to model the charge sharing.

Gain histograms




mean = 50.3 $\mu\text{V}/e^-$
sd/mean = 1.9%

Equivalent Noise Charge vs. I_{KRUM} in CSA feedback




Simulation



Noise calculated using measured integral spectra of X-ray source

$$f(x) = \frac{a}{2} \left(1 - \operatorname{erf} \left(\frac{x - \mu}{\sqrt{2}\sigma} \right) \right) (bx + c)$$




$I_{krum} = 10 \text{ nA}$, ENC=123 e⁻ rms
 $I_{krum} = 36 \text{ nA}$, ENC=163 e⁻ rms


Count rate performance – part 1

1. X-ray tube with Cu anode (8 keV) operated at 45 kV and the current: from 20 mA up 190 mA
2. The results of the threshold scans for nominal setting in bias current of CSA feedback:
 $I_{krum} = 10 \text{ nA}$ (SD mode) and $I_{krum} = 36 \text{ nA}$ (HCR mode)
3. The illuminated detector area with the input pulse rate above 10 Mcps \Rightarrow 1200 pixels
4. Model of paralyzable photon counter

Threshold set at half of X-ray energy





$$N_{OUT} = N_{IN} \exp(-N_{IN} \tau_P)$$




Count rate performance – part 2

Ultra high count rate mode



Comparison with others chips



Measured ENC as a function of the dead time for different chips – in all cases the chips were bump-bonded to silicon detectors. It should be noted that UFXC32k and Eiger chips have the same pixel pitch of 75 μ m and noise was measured using X-ray tube - this can lead to an overestimation of real noise [5]. The Medipix3RX has pixel pitch of 55 μ m and noise was measured using electrical test pulse [2, 19].

Count rate performance – comparison

$$N_{OUT} = N_{IN} \exp(-N_{IN} \tau_P)$$



COMPARISON OF COUNTING RATE IN PIXEL CHIPS

Chip [ref]	Medipix 3RX [2, 19, 23]	PILATUS3 [20]	PXD18k [4]	Eiger [5]	UFXC32k this work
Pixel matrix	256×256	60×97	96×192	256×256	128×256
Pixel size [μm^2]	55×55	172×172	100×100	75×75	75×75
Min. dead time [ns]	400	67	172	128	85
10% dead time loss input rate: $N_{OUT}/N_{IN} = 0.9$ [photons $\text{mm}^{-2} \text{s}^{-1}$]	0.87×10^8	0.53×10^8	0.61×10^8	1.46×10^8	2.20×10^8
Max. count rate: $N_{OUT}/N_{IN} = 1/e$ [photons $\text{mm}^{-2} \text{s}^{-1}$]	$8,26 \times 10^8$	$5,05 \times 10^8$	$5,81 \times 10^8$	13.9×10^8	20.9×10^8


The shortest dead time of 67 ns, reported in literature, was measured for PILATUS3 IC with pixel size of $172 \times 172 \mu\text{m}^2$. In our case for UFXC32k the dead time as small as 85 ns can be obtained, however the pixel area is 5.2 times smaller (only $75 \times 75 \mu\text{m}^2$) than for PILATUS3 IC, so the count rate per detector area is significantly higher.

Tests for continuous mode of operation of UFXC32k (X-ray Photon Correlation Spectroscopy at Advanced Photon Source in ANL)

Unique technique to probe the motion of nanoscale structures over a wide range of length (100 nm – 1 nm) and time scales (10^{-6} – 10^3 seconds) in materials



**continuous mode
(zero dead time)**




Phase 1 : DISCR_L \Rightarrow COUNTER_L (M-bits)
 COUNTER_L (M-bits) \Rightarrow data readout
 Phase 2: DISCR_H \Rightarrow COUNTER_H (M-bits),
 COUNTER_L (M-bits) \Rightarrow data readout




First tests for UFXC32k usability for XPCS experiments at APS at ANL

UFXC32k was set to operate in 2-bit readout mode at 100 MHz allowing to receive up to 180 000 images with 11.8 kfps (15 sec.)




(a) Time-averaged scattering from the latex nanoparticle suspension. The scattering intensity is indicated by the logarithmic color bar.



(a) Dynamics of latex nanoparticles indicated by $g_2(\tau)$ at different q .
(b) Decorrelation time $\tau(q)$ versus q . The red line shows the inverse-square decay of the correlation time.

Ref. [24] Q. Zhang, et al, "Submillisecond X-ray photon correlation spectroscopy from a pixel array detector with fast dual gating and no readout dead-time", Journal of Synchrotron Radiation vol. 23, p. 679–684, 2016.

Continuous mode of operation - max frame rate?



For reading out 2 bits/pixel with 200 MHz clock the frame rate is equal to 23 kHz. The performed tests have a significant limitation in the maximum clock frequency (Single Data Rate clock of 200 MHz) because of our test system based on NI PXI-6562 Digital Waveform Generator/Analyzer.

The next step will be rebuilding of the test system to allow operation of chip readout with Double Date Rate clock of 400 MHz according to UFXC32k design specification.

Example of X-ray image

Photos



Flower






Insect



SD card

Radiograms



Summary

comparison of counting pixel chips in submicron technology



COMPARISON OF COUNTING PIXEL CHIPS IN SUBMICRON TECHNOLOGY

Chip [ref]	Medipix 3RX [2, 19, 23]	PIXIE III [6]	PILATUS3 [20]	XPAD3S [3]	PXD18k [4]	Eiger [5]	UFXC32k this work
Process	130 nm	160 nm	250 nm	250 nm	180 nm	250 nm	130 nm
Chip area [mm ²]	15.9 × 14.1	25 × 32	10.5 × 17.5	10.4 × 17.4	9.6 × 20	19.3 × 20	9.6 × 20.1
Pixel matrix	256 × 256	402 × 512	60 × 97	80 × 120	96 × 192	256 × 256	128 × 256
Pixel size [μm ²]	55 × 55	62 × 62	172 × 172	130 × 130	100 × 100	75 × 75	75 × 75
Power/pix. [μW]	9	–	15*	40	23	–	26
Offset spread [e ⁻ rms rms]	37.5 [‡]	30	–	57	42	20–30	8.5
ENC [e ⁻ rms]	80	50	–	130	168	110 / 135 / 175	123 / 163 / 235
Dead time [ns]	400 [‡]	–	67	–	172	510 / 170 / 128	232 / 101 / 85
10% dead time loss input rate [#] [photons mm ⁻² s ⁻¹]	0.87 × 10 ⁸	–	0.53 × 10 ⁸	–	0.61 × 10 ⁸	1.46 × 10 ⁸	2.20 × 10 ⁸
Double threshold	Yes	Yes	No	No	Yes	No	Yes
Counters per pixel	2 × 12 bit	2 × 15 bit	1 × 20 bit	1 × 12 bit	2 × 16 bit	1 × 12 bit	2 × 14 bit
TSV option	Yes	No	No	No	No	No	Yes
Frame rate max [kHz] (readout bits)	–	0.5	0.5	0.5	7.1 (4-bits)	~23 (4-bits)	23 (2-bit)

* static PWR consumption.

[‡] min. reported value – for details see [2, 19].

[#] calculated using min. dead time and assuming $N_{OUT}/N_{IN} = 0.9$ – see formula (1).

References

- [1] L. Rossi, P. Fischer, T. Rohe, N. Wermes, "Pixel Detectors. From Fundamentals to Applications", Springer-Verlag, 2006.
- [2] R. Ballabriga, J. Alozy, G. Blaj, M. Campbell, M. Fiederle, E. Frojdh, et al., "The Medipix3RX: a high resolution, zero dead-time pixel detector readout chip allowing spectroscopic imaging", 2013 JINST, 8, C022016, pp 1-15.
- [3] P. Pangaud, S. Basolo, N. Boudet, J-F. Berar, B. Chantepie, J-C. Clemens, et al., "XPAD3-S: A fast hybrid pixel readout chip for X-ray synchrotron facilities", NIM A, vol. 591, 2008, pp. 159-162.
- [4] P. Maj, P. Grybos, P. Maj, A. Tsukiyama, K. Matsushita, T. Taguchi, "18k Channels single photon counting readout circuit for hybrid pixel detector", NIM A, vol. 697, 2013, pp. 32-39.
- [5] R. Dinapoli, A. Bergamaschi, D. Greiffenberg, B. Henrich, R. Horisberger, I. Johnson, et al., "EIGER characterization results", NIM A, vol. 731, pp. 527-532, 2013.
- [6] R. Bellazini, A. Brez, G. Spandre, M. Minuti, M. Pinchera, P. Delogu, et al., "PIXIE III: a very large area photon-counting CMOS pixel ASIC for sharp X-ray spectral imaging", 2015 JINST 10, C01032, pp 1-8.
- [7] P. Maj, P. Grybos, R. Szczygiel, P. Kmon, R. Kleczek, A. Drozd, et al., "Measurements of matching and noise performance of a prototype readout chip in 40 nm CMOS process for hybrid pixel detectors", IEEE Trans. Nucl. Sci., vol. 62, 2015, pp. 359-366.
- [8] G. Deptuch, G. Carini, T. Collier, P. Grybos, P. Kmon, R. Lipton, et al., "Design and Tests of the Vertically Integrated Photon Imaging Chip", IEEE Trans. Nucl. Sci., vol. 61, no. 1, 2014, pp. 663-674.
- [9] Enz C., Krummenacher F., Vitoz E., "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications", Analog Integrated Circuits and Signal Processing, vol. 8, 1995, pp. 83-114.
- [10] P. Kmon, R. Szczygiel, P. Grybos, R. Kleczek, "High speed readout solution for single-photon counting ASICs", J. Instrum., vol. 11, no. C02057, p. 1-13, 2016.
- [11] J. Kaplon, W. Snoeys, "Amplifier Design for the Higgs Boson Search" in book ed. by K. Makinwa, A. Baschiroto, P. Harpe "Efficient Sensor Interfaces, Advanced Amplifiers and Low Power RF Systems Advances in Analog Circuit Design 2015", Springer 2015, pp. 201-221.
- [12] Ingels M., Steyaert M., "Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's", IEEE J. Solid-State Circuits, vol. SC-32, no. 7, pp. 1136-1141, Jul. 1997.
- [13] F. Krummenacher, "Pixel detectors with local intelligence: An IC designer point of view", NIM A, vol. 305, pp. 527-532, 1991.
- [14] L. Ratti, A. Manazza, "Optimum design of DACs for threshold correction in multichannel processors for radiation detectors," IEEE Trans. Nucl. Sci., vol. 59, no. 1, pp. 144-153, Feb. 2012.
- [15] P. Kmon, P. Maj, P. Grybos, R. Szczygiel, "An effective multilevel offset correction technique for single photon counting pixel detectors" IEEE Trans. Nucl. Sci., vol. 63, pp. 1194-1201, 2016.
- [16] Sang Hoon Lee, R.P. Gardner "A new G-M counter dead time model," Applied Radiation and Isotopes, vol. 53, pp. 731-737, 2000.
- [17] J.W. Muller, "Generalized dead times," Nucl. Instrum. Methods A, vol. A301, pp. 543-551, 1991.
- [18] L. Takacs, "On probability problem in the theory of counters," Ann. Math. Stat., vol. 24, pp. 1257-1263, 1958.
- [19] E. Frojdh, R. Ballabriga, M. Campbell, M. Fiederle, E. Hamann, T. Koenig, et al., "Count rate linearity and spectral response of the Medipix3RX chip coupled to a 300µm silicon sensor under high flux conditions", 2014 JINST, 9, C04028, pp 1-8.
- [20] T. Loeliger, C. Bronnimann, T. Donath, M. Schneebeli, R. Schnyder, P. Trub, "The new PILATUS3 ASIC with instant retrigger capability", Proc. of Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2012, Anaheim, US, pp. 610-615.
- [21] R. Szczygiel, P. Grybos, P. Maj, "FPDR90 - A Low Noise, Fast Pixel Readout Chip in 90 nm CMOS Technology," IEEE Trans. Nucl. Sci., vol. 58, no. 3, 2011, p. 1361-1369.
- [22] R. Szczygiel, P. Grybos, P. Maj, "A Prototype Pixel Readout IC for High Count Rate X-ray Imaging Systems in 90 nm CMOS Technology," IEEE Trans. Nucl. Sci., vol. 57, no. 3, p. 1664-1674, Jun. 2010.
- [23] R. Ballabriga, J. Alozy, M. Campbell, E. Frojdh, E. Heijne, T. Koenig, et al., "Review of hybrid pixel detector readout ASICs for spectroscopic X-ray imaging", 2016 JINST, 11, P01007, pp 1-31.
- [24] Q. Zhang, E. M. Dufresne, P. Grybos, P. Kmon, P. Maj, S. Narayanan, G. W. Deptuch, R. Szczygiel, A. Sandy, "Submillisecond X-ray photon correlation spectroscopy from a pixel array detector with fast dual gating and no readout dead-time", Journal of Synchrotron Radiation vol. 23, p. 679-684, 2016.
- [25] P. Grybos, P. Kmon, P. Maj, R. Szczygiel, "32k channel readout IC for single photon counting pixel detectors with 75µm pitch, dead time of 85 ns, 9 e-rms offset spread and 2% rms gain spread" IEEE Trans. Nucl. Sci., vol. 63, pp. 1155-1161, 2016.
- [26] P. Kmon, R. Szczygiel, P. Maj, P. Grybos, R. Kleczek, "Trimming the threshold dispersion below 10 e-rms in a large area readout IC working in a single photon counting mode", 2016 JINST, 11, C01067, pp 1-8.

Acknowledgments

ASIC Design Group
Department of Measurements and Electronics
AGH UST, Krakow, POLAND

<http://www.kmet.agh.edu.pl/www/asics>

This work was supported by the National Center for Research and Development, Poland PBS1/A3/12/2012 in the years 2012-2015.

