

Cornell University Floyd R. Newman Laboratory for Elementary-Particle Physics



Pixel Tracker R&D

Julia Thom-Levy, Cornell University, for the CMS Collaboration

ECFA High Luminosity LHC Experiments Workshop-2016 October 3-6, 2016



J.Thom-Levy October 5th, 2016 ECFA High Lumi LHC Experiments

Pixel Detector R&D 1



Phase 1 upgrade:





- Integrated luminosity up to 3000 fb⁻¹, resulting in harsh radiation environment
- •Instantaneous luminosity up to 7.5E34 cm⁻²s⁻¹ and $\langle PU \rangle \sim 200$ \rightarrow particle rate up to 750 MHz/cm² (hit rate up to 3 GHz/cm²)
- For comparison, the current tracker is designed for 500 fb⁻¹ and 1E15n_{eq}/cm², <PU>~50



J.Thom-Levy October 5th, 2016 ECFA High Lumi LHC Experiments

Pixel Detector R&D 3



HL-LHC CMS Pixels: Design



- Preserve two track separation in high energy jets and maintain occupancy at \approx % level
- higher granularity (smaller pixels)
- \geq Pixel size ~ 25x100 µm² or 50x50 µm² (currently 100x150 µm²)
- Pileup mitigation, improvement of MET reconstruction, reconstruct high eta jets
- > extend pixel coverage, extend $|\eta|$ to 4 ($|\eta| < 2.5$ in Phase1)
- Operate efficiently in extremely harsh radiation environment
- new regime for Si sensors and readout chips, preserve the option to extract pixel detector and replace components

Pixel detector is inserted last, after beam pipe and outer tracker➤ Constraints on mechanics

Phase 2 CMS Tracker Design





Total: ~4.5 m² of Silicon!!





1MeV neutron equivalent in Silicon, 3000 fb⁻¹



16





Layout considerations



Half-cylinders and a "step" to allow for installation after the beam pipe and outer tracker are in place:



Installation of the barrel+small discs section using temporary rails that will be removed before large discs insertion



Cooling lines on the half cylinder to remove up to 220 Watts per disk.

Disks: simple layout, due to large number. No turbine/blade design.

CO₂ cooling tubes are embedded in thermally conductive foam with CF face sheets on either side (consider titanium pipes)

Pixel half-disks are populated with sensor modules on both sides to create a hermetic layer.





Granularity and radiation hardness of sensors

n-in-p, thin, small pitch pixels



Planar n-on-p pixel sensor (current detector: n-on-n) -thin: <200 µm (current detector 285 µm)

-small pitch pixel cell (2500 μ m² area) current detector 15000 μ m² area

3D sensors an option for the layers most exposed to radiation damage





Technical challenges:1



Fine pitch sensors:

- Pixel isolation: Not enough room for p-stop for each pixel
 - Alternative: common p-stop, p-spray
- Not enough space for conventional biasing scheme (needed for sensor tests)
 - Common punch through
 - Poly-silicon resistors
 - No biasing scheme
- Bias scheme at very high fluence

Thin sensors:

 Will we get bowing effects for <200 μm thick sensors (one sided process)? Handling during bump bonding challenging?

Sparking issues at outer edges, where HV sensor only 10s of microns from ROC at ground.



Technical challenges:2



Radiation hardness- we have not yet tested pixel sensors to 1-2E16 (problem: no radiation-hard ROCs available yet). Alternative to planar n-in-p pixel sensors for the areas of highest exposure (Layer 1): 3D sensors

- Common advantage: short drift path, higher field at same V_{bias}
- 3D: thicker sensors possible, but higher cost, lower yield,...fabrication of small pixels has to be demonstrated
- Radiation hardness has to be demonstrated for both technologies.





bond)

 \rightarrow Successful production of pixel sensor on 100 µm thin silicon!

J.Thom-Levy October 5th, 2016 ECFA High Lumi LHC Experiments



3D Pixel R&D submissions

3D pixel sensors fabricated by CNM, Spain IBL run, read out with CMS PSI46dig ROC

100x150 µm²







150

200

50

100



300

00 250 30 telescope x' mod 300 [um]

0.75

0.7



3D: Small Pitch Run at CNM



Joint RD50 project: ATLAS, CMS, LHCb

230 μm wafer, n-in-p, double sided Aims:

Test small pitches (25x100 and 50x50)

Aspect ratio: 8µm holes in 230µm (1:25)

 $100 \mu m$ and $200 \mu m$ slim edges

Radiation hardness of different layouts





Gomez, Vila



3D: Small Pitch Run at INFN (FBK)



3D sensors made with single sided DRIE (deep reactive ion etching) process at FBK Trento, Italy

Si-Si Direct Wafer Bond (DWB) 100um and 130µm active FZ, 500µm handle CZ

Trying "the technology limit" with many small pitch structures

Production completed, 3D wafer quality overall satisfactory

Bump bonding to FE-I4 and PSI46dig at Selex (Rome) in preparation







Readout chip design: driving concepts



Compared to Phase 1, Phase 2 ROC has to cope with 5x hit rate, 10x higher trigger rate with longer latency, 10x radiation dose ➤ Rad hard chip w. low threshold

Small cells (2500 μ m²) in a large (4 cm²) chip

high density of transistors

Tight constraints due to CMS trigger and DAQ, e.g. deeper buffer to accommodate 12.5 μ s latency, and faster readout to withstand 750 kHz L1A rate

65 nm CMOS chip being developed as part of joint CMS/ATLAS RD53 collaboration



Name

ROC4Sens

FCP130

RD53A

Test ROCs for R&D

Rad hard

5 MGy

5 MGy

Up to 10

MGy

Available

end-2016

end-2016

mid-2017?

?

Tech

nology

250 nm

130 nm

(IBM)

(GF)

65 nm

Pixel Size

(μm²)

50x50

30x100

50x50

<u> </u>	8mm	
	ROC4Sens	
15	55x160 pixels	mm
	PSI46dig	
	80x52 pixels	
	· · · ·	

"Fallback":

Name	Pixel Size (μm²)	Tech nology	Rad hard	Available?
PSI46dig	100x150	250 nm (IBM)	1.1 MGy	In hand



Fig. 8. Layout of 50 $\mu m \times 50~\mu m$ pixel cells surrounded by larger cells to be compatible with the PSI46dig readout chip.



Pixel Modules and readout

E C



- No opto-electronic device able to withstand the radiation environment of the inner layers.
- Solution: "remote" IpGBT placed on the pixel service cylinder and connected to the module (readout and control signals) via e-links cables





A module is defined by matching input specs of lpGBT with the output rate of the ROCs.

Minimal number of module types e.g. 2x1 or 2x2 ROCs/module with typical size of a ROC 2x2 cm².

Possibly small/large pixels in different layers/discs.

E.Migliore

Pixel Phase II Powering Baseline



Required power: ~20 kW for 4.5m²

- Traditional powering schemes (phase-0: direct from PS, phase-I: DC-DC converter) cannot be used due to material and space issues ^{HV} and radiation → investigate serial powering across modules
- Serial powering: current driven and intrinsically low mass; not very efficient and failure modes needs to be carefully evaluated M*V_{shunt} N*I_{shunt}
- Start with setup based on ATLAS FEI4 to gain experience on system test
- Shunt-LDO circuit is Integrated in the ROC itself
 - Developed for FEI4 chip family, being ported in RD53

provides regulated voltage, shunts the current not taken by load









HL-LHC poses high demands on pixel detector

Radiation hardness →thin sensors with radiation hard design Efficient and precise tracking at high rates →small pixel pitches Radiation tolerant, fine pitch, low noise readout chips→RD53 Fast links

R&D programs to develop thin, fine pitch sensors and address pixel design issues

Planar: HPK submission, INFN/FBK (together with ATLAS),

3D: INFN/FBK (together with ATLAS), CNM

Fine pitch bump bonding challenging and a major cost driver Mechanics and services non-trivial- many more forward disks TDR due next year!



Resources, Thank you!



- Georg Steinbrueck
- Marco Meschini et al
- Gervasio Gomez, Ivan Vila
- Joe Conway, Charlie Strohman





n-in-p versus n-in-n



- n-in-p single sided process
 - More vendors, cost effective
- Thin sensors: especially costly for double sided n-in-n
- n-side readout preferred
 - Electrons: Higher mobility than holes, higher lifetime \rightarrow Advantage to collect electrons at high weighting field (E_w)
 - Excess noise observed in p-in-n strip sensors for Φ >1E15 cm⁻²
 - T-CAD simulations confirm that p-in-n sensors have the tendency to exhibit high electric fields at the strips due to positive oxide charges (likely curable by careful design)





Noise histograms in 80 µm pitch strip sensor

Georg Steinbrueck, et al













Planar n-in-p sensors

CMS R&D sensor submission underway to determine rad hardness, optimal design Plus: low cost, good reliability. Minus: sparking problem, warping?

Planar n-in-n sensors

Same (double-sided) technology as used in CMS phase 0 and 1, but need to thin. Higher cost, fewer vendors.









Bump-Bonding (interconnection of sensors and ROC):

- Standard industry processes include under-bump metallization, deposition of solder balls, indium bumps, or similar, then flip-chip assembly
- Special considerations for HL-LHC pixel sensors:
 - Thinner sensors (150 μ m) challenging to handle.
 - Small feature size (depending on design, e.g. 10 μ m² passivation opening).
 - employ sparking protection, e.g. higher bump-bonds, underfill with high dielectric strength, parylene coating of modules, and investigate radiation hardness of spark protectant





J.Thom-Levy October 5th , 2016 ECFA High Lumi LHC Experiments