GBT-SCA Updates

Alessandro Caratelli, Rui Francisco, Kostas Kloukinas, Alessandro Marchioro,

(alphabetic order)

LHCb Upgrade Electronics meeting Thursday, 09 June 2016



GBT-SCA





Changes of the GBT-SCA V2

- A new version of the SCA was prototyped in October 2015 with minor changes
- Improved ADC performances
 - The ADC of the SCA was modified to improve the TID tolerance
 - Better linearity, better noise performances,
- Allowed higher voltages supply for the periphery VDD
- Minor changes on the I2C masters
 - The SDA line can now be tristate

E-port communication

Status:

Core Logic

Status:

I2C ports

Status:

SPI port

Status:

JTAG port

Status:

6

GPIO port

ADC

7

- Offset ← Tested

ADC Differential Nonlinearity



Figure 3: ADC DNL extrapolated with Instagram method with linear ramp in input, 1600 average samples per bin, source voltage from 16 bit DAC.

ADC Integral Nonlinearity



Figure 4: ADC INL extrapolated with Instagram method with linear ramp in input, 1600 average samples per bin, source voltage from 16 bit DAC.

ADC noise performances



Figure 5: Conversion result distribution with fixed input voltage at 0.1V, 0.5V and 0.9V. One been represents 1 count of the ADC

ADC Offset



Figure 6: ADC Samples close to 0.0 V. From the fitting of the samples (uncalibrated data without offset and gain correction) it is possible to extrapolate the offset due to the comparator. This offset is correctly evaluated and subtracted by the ADC internal state machine, giving the expected correct result.

ADC TID tests 1/2



Figure 7: ADC conversion result with input voltage from 0.0V to 1.0V with steps of 0.1V. A set of measurements is taken every 200 Krad. Dose rate of 800 Krad/h.

ADC TID tests 2/2



Figure 7: ADC conversion result with input voltage from 0.0V to 1.0V with steps of 0.1V. Dose rate of 800 Krad/h up to 6 Mrad and 8 Mrad/h up to 70 Mrad

ADC Calibration Procedure



Figure 9: calibration procedure implemented on the chip. The blue line represents the linear interpolation of several samples on the ADC before to apply the calibration procedure, while the green line represent the slope after calibration.

Production plans

- Engineering run Scheduled for the 1st July 2016
- Volume of 20 000 samples
- Unpackaged cheeps will come back in October 2016
- Packaged chips will be ready for early 2017

Thanks!