

Implementing the TFC commands in the Front-End

LHCb Upgrade Electronics Meeting 09 June 2016

F. Alessio, CERN





LHCb Upgrade Electronics Meeting, 09/06/16

F. Alessio

The solution: $FTTx \longrightarrow Fiber To The x TTCPON$...and PON \longrightarrow Passive Optical Network



31/05/2016

PON Principle

- Point to Multipoint Network (P2M) Ο
 - Bidirectional Ο
 - Wavelength Division Multiplexing: 1 fiber, 2 wavelengths (1 Up, 1Down) Ο
- Downstream (OLT->ONU) Ο
 - High bandwidth
- Upstream (ONU->OLT)
 - Low & shared bandwidth 0
 - Arbitrated by OLT 0



ONU #1

FTTH



PON Principle







Main figures of merit of TTC-PON

o System

- o High Split ratio (Large Power Budget)
- Low Level of customization wrt standard

Downstream (broadcast)

- Low & deterministic Trigger latency
- o *High* Bandwidth
- Excellent Clock quality
- => Classic Optical Link
- o Upstream (TDM)
 - o Low Busy latency
 - o High Dynamic range
 - o High Payload
 - => Challenging





Downstream Protocol

- \circ OLT \rightarrow ONUs (broadcast)
- o LHC Bunch Clock (BC) synchronous
- o 9.6Gbps serial link
- o 8B10B encoded, K28(.1, .5) comma
- o Full Payload: 24 bytes (192 bits) per BC
- o Slow Control field: 3 bytes
- User Data Field: 20 bytes (160 bits)



Waiting time= (Number ONU's) x (Time slot ONU)



Upstream data transmission scheme





 \circ Burst composition:



31/05/2016

System Performance



System		Central/Local Trigger		Busy/Throttle
Bidirectional				
Fully scalable and flexible				
Split ratio: 1:64 maximum			1220	CONCEPTION OF THE PARTY OF THE
*Immune to temperature			1577 -	Counting Room Detectors
variations				Upstream
Downstream			Data-Rate	2.4 Gbps - linerate 8Mbps (64 ONU's)
Bunch clock synchronous			Payload user	48b (each N_ONUx125ns)
Data-Rate	9.6Gbps (6.4Gbps user)		Waiting time per ONU	N_ONUx125ns 8us – 64 ONUs
				4us – 32 ONUs
Payload user	160b (per BC)			







TFC on common hardware backbone

In principle:

- Firepower of 48 bidir links
- TTC-PON interface
 OLT/ONUs with SFP+
- Deterministic on board external PLL for resynchronization



Same exact hardware (PCIe40), firmware defines the functionality: SODIN, SOL40, TELL40

- The Host PC is the PC controlling the board
- In principle ~100 Gbps of ECS access

The only difficulty in the system is the PON splitter, currently limited to 64 destinations

- May need cascading or may need a different SODIN hardware (with many SFP+ OLT/ONUs instead of MiniPods) → to be discussed later on
- As usual, tight and proficuous collaboration with CPPM and EP-ESE



Separate links between controls and data

- A lot of data to collect
- Controls can be fanned-out (especially fast control)

Compact links merging Timing, Fast and Clock (TFC) and Slow Control (ECS).

- Extensive use of GBT as Master GBT to drive Data GBT (especially for clock)
- Extensive use of GBT-SCA for FE configuration and monitoring



Timing and command distribution

LHC Clocks

Master GBT @ FE controls the FE ASIC + Slave GBTs

- Clock from Master GBT
- TFC commands on e-links
- ECS configuration and monitoring through SCA
- Slave GBTs controlled through SCA from Master GBT



Fixed latency and deterministic phase recovery of TFC commands is ensured by combination of TTC-PON and GBT features

- → Customization is needed to synchronize links and make sure that TELL40s decodes data properly
- \rightarrow Customization is needed to properly decode TFC commands
- \rightarrow ECS to FE through TFC links via SOL40



Do not forget the synchronicity checks

In the specs and at the reviews we asked you to implement few features to check synchronicity and latency/cable delays/sources LHC Clocks TELL40s SODIN SOL40 (x100) (x400-500) (x1) = Receiver = Transmitter Master GBT for Slave GBT for TFC+ECS DATA FE ASIC Front-Ends (x3000-3500)

→ See the paths in the picture

There should be means to loopback input data to each link:

- 1. Loop back TFC downlink data onto the TFC uplink
 - Desirable if this goes through the FE ASIC/FPGA
 - ✓ If not, GBT has loopback capabilities
- 2. Loop back TFC downlink data onto the DATA uplink
 - ✓ Check for all cable delays
- 3. Same mechanisms to eb put in place between SODIN-SOL40 and SODIN-TELL40



General philosophy for flow control

Flow control is centralized and synchronous

- One set of TFC commands per BXID, at 40 MHz
- TFC will make sure that the system is synchonized or that the usage of command is consistent. Programmability of the firmware allows to create procedures.
 - Resiliant to create «ad-hoc» procedures
 - Generalization as a mean to cover for all scenarios (increase complexity, but covers more cases)

Data readout is distributed and asynchronous

- No need to distribute a trigger so data links can be either out of synch or offset in time
 - ✓ TELL40 has logic to align data from all input links
- Data across links should be consistent
 - If it's a calibration command at a BXID, it should be calibration data for all fragments from the whole detector on the same BXID.
- TELL40 data decoding at input should be independent from TFC
 - ✓ FE runs anyway at 40 MHz and too much memory would be needed to pipe TFC
 - ✓ Only applies a trigger and open/close MEPs (other information is for redundancy)

→ Need at least a minimum set of common solutions to ensure synchronicity, consistency and that bandwidth matches

LHCb Upgrade Electronics Meeting, 09/06/16



TFC commands to TELL40, list

Protocol on information to tell the TELL40 what each event is:

[63 52	51	50	491	8	17	714	1	3 10	
	BXID(110)	Reserve	MEP Accept	MEP Dest(3	10)	Trigge	r Type(30)	Calibra	tion Type(3.	.0)
9	8	7	6	5		4	3	2	1	0
Sync	h Snapshot	Trigger	BX Veto	NZS Mode	Н	eader Only	BE Reset	FE Reset	EID Reset	BXID Reset
					AJ	1				

Trigger command to accept events for that BXID:
 → Trigger acting as a VETO to rate regulate the system

- Not based on physics decision (NO LLT)
- Unbiased rate regulation of the system by reducing the rate at which trigger is set

MEP accept command when MEP ready:

- Take MEP address and send all fragments to that address
- Dynamic mechanisms based on well-oiled mechanism used today
- Investigations ongoing to see if a different mechanism is more suited for upgraded system



Rate regulation can also help to reduce output bandwith

- → Rate regulation in SODIN was also considered as the safest mechanism to reduce output bandwidth should your FE send too much data wrt to the TELL40 output bandwidth
- → Out of the full 40 MHz, only ~28 MHz contains beam-beam, ~4 MHz contains beam-empty/empty-beam, ~8 MHz contains emtpy-empty
 - SODIN can have a programmable mask that defines the rate of crossing types to be kept
 - $\checkmark~$ 100% for bb, 25% for eb/be and 10% for ee?
 - ✓ Effectively the full input rate is 30 MHz.

 \rightarrow This was described in EDMS 1606939 as Renaud mentioned a while ago.



TFC commands to FE, list

Protocol on information to FE for flow control:

23 12	11 10	9	8 5	4	3	2	1	0
BXID(110)	Reserve	Snapshot	Calibration Type(30)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

Each command should have a local configurable delay

- → GBT does not support individual delays
- → Need for «local» pipelining: detector delays+cables+operational logic (i.e. laser pulse?)

To allow use of commands/resets for particular BXID, TFC word will arrive before the actual event takes place

- → Accounting of delays in SODIN: for now, 16 clock cycles earlier + time to receive
- \rightarrow Aligned to the furthest FE

Each sub-detector can choose whichever set of TFC commands they need and in which specific position (e-link) \rightarrow configurable mapping done in SOL40



TFC commands explained

"BXID" and "BXID Reset"

- → Every TFC word carries a BXID for synchronicity checks of the system
- → A BXID Reset is sent at every turn of the LHC (orbit pulse)
 - Only reset the internal bunch counter of the FE
 - ✓ This must be in your FE chip
- → BXID can be ignored by sub-detectors if this is compensated by a mean to check the synchronicity of the system

"FE RESET"

- → Bit set for one clock cycle in TFC word sent to FE and TELL40
- → Reset of FE operational logic for data processing, formatting, transmission...
 - Should not touch the internal bunch counter
 - ✓ FE electronics should be back as soon as possible: SODIN will ensure no data is being accepted during the FE reset process (by setting Header Only and veto trigger).
 - ✓ Reset TELL40 data input logic: the same bit is sent to TELL40 for same BXID.
 - ✓ Followed by a SYNCH command.

"BE RESET"

- \rightarrow Bit set for one clock cycle in TFC word, only to TELL40
- → Reset of TELL40 operational logic for data processing, formatting, transmission...
 - TELL40 should be back as soon as possible: SODIN will ensure no data is being accepted during the BE reset process (by setting Header Only and veto trigger).
 - May be or may not be followed by a SYNCH command. In principle is not needed if TELL40 can still monitor the BXID at the input.



TFC commands explained

"HEADER ONLY"

- → Idling the system: only header (or few bits) in data word if this bit is set
 - ✓ Multiple purposes: set it during reset sequence, during NZS transmission, during TAE mode...
 - Header Only also can be set in case of back-pressure. If rate regulation is applied it could be chosen to sent also Header Only to FE

"BX VETO"

- → Based excusively on filling scheme
 - ✓ Only header (or few bits) in data word if this bit is set
 - ✓ Allows "recuperating" buffer space in a LHC-synchronous way
 - Load filling scheme in SODIN, then apply recipe (which BX Type to keep, can also define a specific rate for it)

✓ BX Veto and Header Only commands are identical from FE point of view → ORed

"EID RESET"

- → Reset the Event Counter ID (64 bits), only sent to TELL40
 - ✓ This is the only unambiguous identifier of an event and its fragments
 - EID monotonically increases every time an event is accepted
 - ✓ Reset only if Run number changes or if triggered via ECS



A word on the Event ID

The Event ID (64 bits) is the unique identifier of an event for the "time it is sitting in the system"

- → Events are recorded asynchronously, so event fragments (MEPs) can come out of the TELL40 at very different times → this is the only way an event is uniquely identified
- \rightarrow Event ID shall increase monotonically for each run.
 - ✓ Only the Reset issued by SODIN resets it.
 - ✓ And the process is triggered by either ECS (asynchronously) or by a change run (STOP Trigger/START Trigger)
- → First Event ID is 0

The Event ID should be in the header of the MEP packet sent out to a destination

- → All other events in the MEP will have Event ID reconstructed by knowing its position in the MEP → can reduce overhead by packing a lot of fragments in a MEP (O(1000))
- \rightarrow All other events in the MEP carry a BXID which wraps around every orbit
- → The TELL40 simply relays the BXID received from FE
 - ✓ If it's wrong at the FE, it is wrong at the TELL40 and will be wrong in the DAQ!
 - It's the role of the FE to maintain synchronicity, TELL40 can only monitor and possibly recuperate few clock cycles (16), but not more.
- → In current system its size is reduced in TELL1 packets to cover for the time it sits in the system
 - \rightarrow A simple calculation shows that keeping it to 64 bits would be advisable (even @ 28 MHz, it needs at least 35 bits..)
- → Only SODIN transmits the full 64 bits Event ID together with all the information of that event (trigger - event - calibration type, UTC timestamp, orbit number, run number, etc).



TFC commands explained

"CALIBRATION TYPE"

 \rightarrow Used to take data with special trigger pulses (periodic, calibration)

- ✓ Dedicated 4 bits: i.e. 4 different calibration commands possible
- Ø Dynamic association to be used for calibration and monitoring
 - Absolute need of delays to account for each individual delay in the detectors
- ✓ SODIN overrides internal trigger decision at TELL40
 - Periodic or calibration higher priority, can also have a fast rate, programmable

"NZS MODE"

- → Read out (all) FE channels non-zero suppressed
 - Packing of full set of bits in many consecutive GBT frames: <u>needs buffering</u>
- → Possible to have also multi-NZS readout: *consecutive NZS events*
 - SODIN will take care of sending Header Only for a defined set of clock cycles later to allow recuperating buffer space (programmable as well, to the slowest of the detector)
 - ✓ And reject events thereafter to avoid creating bottlenecks

"SNAPSHOT"

- \rightarrow Read out all status and counter registers in a "latched" way
 - ✓ Latch monitoring registers on snapshot bit, which is set periodically (programmable) and also single shot
 - ✓ When snapshot bit is received, send all data via ECS field in TFC

"SYNCH" → See after ☺

LHCb THCp	Data flow control scheme
 TFC commands are sy → once we align BXID (wrt to BXID Res → Compression/suppre (why would you vertice) 	rnchronous wrt to BXID Reset Reset with beam, TFC commands come ALWAYS at the same latency et, hence BXID)! ession logic should act accordingly to TFC command want to compress/suppress if that crossing is rejected a priori? ally if your pre-processing is dynamic)
BX Veto with a calib trigger in between Clock	Length of BX veto depends exclusively on filling scheme
Header Only	
BX Veto	
Calib type[0]	
BXID Reset	
Other cmds	
	Fixed distance after alignment

- Data is filtered according to TFC commands and the FE buffer status
- Data is packed onto the GBT link in a continuous fashion

What to do on SYNCH command?

When a Synch command is received

 \rightarrow replace data packet by a specific Synch Pattern with full BXID (12 bits)

|--|

→ Synch Pattern should be programmable via ECS (in length and content)

Synch command is meant to be sure that system is synchronized... in a synchronous way!

Double usage (in AND or in OR):

LHC

- 1. Periodically: i.e., SYNCH command sent every *n* Hz
 - → this is intended as a safe synchronicity check!
- 2. Asynchronously: i.e. when a desynch is detected

→ TELL40 detects wrong frames, wrong packing, fast diagnostics in TELL40 specific subdetectors' codes.

- → makes sense to clear the FE buffer
- → could be sent only for a local sub-detector from SOL40
 - i.e. could be fast triggered either by ECS or by TELL40 via SODIN through SOL40....
- → FEs send Synch Pattern for the same BXIDs everywhere
 - TELL40 aligns to corresponding frame and BXID
 - FE frees its memory : delete its content, read and write pointers back to empty
 - FE sends Synch Pattern
 - → TELL40 naturally goes on packing the preceding events in the buffers



- Can come from control system (ECS) at change Run
- Can be periodic in the firmware
- Can be enabled by another processes (if programmed)

This mechanism will be generated everytime a FE Reset is issued.

LHC THC	Re-synchronization seque	ence
"Resynchron	nization" timing diagram	
FE Reset		
Header Only	Header only programmable length (0 up to 3563). Must wait for BXID Reset to come before releasing.	Only if needed.
Synch	Length of Synch co	Programmable.
BXID Reset BXI	D counter is already aligned by the previous BXID Reset. programmable	е.
BE Reset		
Other cmds	No other commands are sent during the sequence.	
Example	of a synch command being requested	

- \rightarrow From ECS or fast via TELL40.
- \rightarrow Synch command is entirely programmable in frequency and length, while its position can
- be completely asynchronous or programmable.
- → Header Only is entirely programmable in length.



On the re-synchronization sequence ...

The Synch command is of outmost importance. Without it the TELL40 cannot decode your input data format!

Take good care in where you implement your Synch command logic!

- If you implement it at the <u>output of your buffer</u>, you must clear the buffer, reset the read/write pointers and then start from a clean sheet (as of specs).
 - ✓ In this case the TELL40 must truncate all other events in between (it will anyway as it doesn't receive the deleted events).
 - ✓ TFC can minimize the losses by sending Header Only to FE, reject events with trigger at TELL40 before a Synch, in any case if this is the implementation than we have necessarily a loss of data if the Synch command is transmitted periodically.
 - ✓ On the other hand, the rate can be pretty low (O(10 Hz)), so the loss can be minimal with the payback of having a system which is regularly re-synchronized.
 - However: how are you going to ensure that the synch pattern is for the correct BXID if you apply it at the output of your FE buffer?
- If you implement it at the <u>input of your buffer</u>, then a regular synch command can help fast diagnose de-synchronization of the data link.
 - ✓ Data will be consecutive and the synch frame can just be a cross-check mechanism.
 - ✓ This feature would be desirable especially if you are sending a shortened BXID.



On the re-synchronization sequence ...

The Synch command is of outmost importance. Without it the TELL40 cannot decode your input data format!

Take good care in where you implement your Synch command logic!

- If you implement it at the <u>output of your buffer</u>, you must clear the buffer, reset the read/write pointers and then start from a clean sheet (as of specs).
 - ✓ In this case the TELL40 must truncate all other events in between (it will anyway as it doesn't receive the deleted events).
 - ✓ TFC can minimize the losses by sending Header Only to FE, reject events with trigger at TELL40 before a Synch, in any case if this is the implementation than we have necessarily a loss of data if the Synch command is transmitted periodically.
 - ✓ On the other hand, the rate can be pretty low (O(10 Hz)), so the loss can be minimal with the payback of having a system which is regularly re-synchronized.
 - However: how are you going to ensure that the synch pattern is for the correct BXID if you apply it at the output of your FE buffer?
- If you implement it at the <u>input of your buffer</u>, then a regular synch command can help fast diagnose de-synchronization of the data link.
 - ✓ Data will be consecutive and the synch frame can just be a cross-check mechanism.
 - ✓ This feature would be desirable especially if you are sending a shortened BXID.



- → Mapping of TFC commands on GBT bits can be customized to your needs
 - Number of SCAs, speed of e-link and position
 - Also which TFC commands and their position and if they need to be copied many times
 - Make you sure you get your mapping right
- → Come to me and let's add it in the SOL40 firmware, this is needed to compile a firmware and see how many FPGA resources it may take
- → It may have an impact on how many SOL40 you need



Conclusion

The FE and BE specifications were already finalized and published > three years ago.

→ A new version, LHCb-PUB-2012-017 v1.4 is available now

 No major differences, only fixing the changes in the TFC architecture and clearing up some incomplete sentences.

→ In agreement with Ken, we think it is important to have each sub-system responsible/experts read the document and have a meeting session where we «sign-off» the document (virtually ②)

 This meeting should happen relatively soon between June and July with me, Ken and Guillaume to make sure we are all on the same page.

→ Not to forget: all features I described here are already in the TFC/MiniDAQ firmware, can be tried out in simulations and can be controlled with the WinCC panels we published with the framework.

Contact me if you need to know anything.





A word on rate regulation

✓ Throttle mechanism is meant to «pull the brake» if driving too fast
 → Simple idea: veto events by putting Trigger bit sent to TELL40 to 0 synchronously across all TELL40 for the same BXID (or same EvID)

- Today, throttle is completely asynchronous and effectively rejects «L0yes» decisions from hardware trigger
 - \rightarrow It is applied as long as a TELL1 does not release the throttle
 - → The event is rejected at the FE (for all FEs) which simply do not store fragments of that particular BXID in the derandomizer buffer
- In the upgrade scenario, events fragments have already been recorded and sent to the TELL40 asynchronously
 - → TELL40 must not «lag» behind otherwise its buffer will get full
 - Its input stage must be able to cope with a fully trigger-less, throttle-less readout system
 - But if the TELL40 has trouble (see next), a *throttle* must be applied
 - See next slides



Throttle mechanism in the upgrade

Throttle could come in three main places in TELL40

- 1. Input buffer
 - When full, it cannot accept events at the input anymore
- 2. Specific processing block
 - «A la ZS of today», if dedicated processing taking too much time or getting stuck
- 3. Output buffer
 - When full, it cannot accept MEPs to be sent out

What to do then?

→ TELL40 should raise a flag to go to SODIN, who will then «veto» events But already discussed this and we concluded that ...





Throttle mechanism in the upgrade

Scenario 1

... but ...

- Throttling at input is useless, because TFC decision to TELL40 will come after
 ✓ TELL40 must be able to cope with maximum full load at input stage
- → Only way to help would be if SODIN will reduce rate at FE
 - By sending BX_VETOs or HEADER ONLY
 - But not all sub-detectors will implement them
 - And SODIN will be 150m away from FE, so the TELL40 would need to throttle at least 30-40 clock cycles before to actually be effective....





Throttle mechanism in the upgrade Scenario 1

... but ...

- 2. Throttling at data processing could be useful
 - it would allow emptying the input buffer quickly by veto-ing events
 - recuperate possible time lost during specific data processing or later (output link down?)

\rightarrow Question is:

- ✓ Do sub-detectors really need to do something inside the TELL40?
 - We are already struggling with resources...
 - Everything will be in the FARM anyway...
 - In any case, always suggested to have fixed latency processing block





Throttle mechanism in the upgrade Scenario 1

... but ...

2. Throttling at output stage would alleviate backpressure coming from having a problem in flushing the output buffer

 \rightarrow But in this case:

- This is not a real throttle, likely the system has a problem
 - Not just few clock cycles, but lots
- Probably blockage in one output buffer which will need a physical action
 - Symptom is event builder can't build full event cause missing some MEPs
 - HLT rate drops to 0
 - Stop trigger, reset, restart.





Throttle mechanism in the upgrade Scenario 2

... it doesn't seem to be necessary to implement a throttle that is transmitted to SODIN by all TELL40 to rate regulate the system

New proposal is that the TELL40 behaves exaclty like a FE chip:

- → TRUNCATION when throttle is applied
 - ✓ Strip data, keep header, pass event along
 - ✓ This must be signalled in the Ev header
- ✓ Such a scenario will allow each TELL40 to unblock quickly and locally
- ✓ What is really needed is a lot of monitoring to be able to monitor if something happens too often
- It is then a matter of «fine tuning» the system to find the right balance
 - The risk is having many truncated events all over the place, so ...



(to PCIe bus)

39

гнср

«Gears» in data taking

- → If throttle/truncation information is sent to SODIN anyway, then SODIN can monitor this and can apply some kind of «intelligent» rate regulation
 - If truncation happens too often, there is a problem of some sort, probably the best way is to break and shift down a gear
 - If it's a real blockage, system will just stop sending events
 - It it's a momentaneous lag, then SODIN can help unblock the system
- → A possibility is to implement «gears» in SODIN, where at each gear a different (avg) prescale on the input rate is applied
 - This can be driven internally in the firmware
 - Each gears is not a fixed rate, but changes according to the current «rpm»
 - (Suggest to start with 6 gears ©).



(to PCIe bus)