

Beam Wire Scanner (BWS) serial link requirements and architecture

J. Emery for the BWS electronics team

Ad-hoc BI-TB meeting for inter-FPGA communication

29.06.2016




BWS system connections



General Machine Timing (GMT)

Low jitter < 1ns, Granularity: 1ms

SPS-PAGE1 Current user: SFTLONG2 13-05-10 09:44:49
SC 62290 (998P, 46.8s) FT: 500 ms 13-05-10 09:44:50



Target	I/E11	MUL	%SYM	Experiment
T2	25.6	10	94 a	H2/H4
T4	32.2	9	92 a	H6/H8
T6	126.7	1	90 a	COMPASS
T10	0.0	0	0	

CNGS T40.1	138.5	Ok (0)	Comments (12-05-10 17:32)	
CNGS T40.2	144.0	Ok (0)	Phone: 77500 or 70475	
LHC	0.0 E10	Dest: CNGS		

User	Injected	Flat Top
LHCFAST1	107.2 E8	107.2 E8

Beam Synchronous timing (BST)

Bunch synchronisation
(25 ns accurate clock)

Revolution frequency synchro
Triggers: scan start, post-mortem
Granularity: 89us (LHC), low jitter < 1ns

Beam Energy and Intensity

CISV or BCT ?



Expert monitoring

FESA class

Settings

Control room (CCC)


Logging storage
Long term storage for offline analysis



PHASE 2

PHASE 1

BWS link services requirement list





- 1) **Data integrity**
Error detection, correction and/or retransmission.
Notification and statistics.
- 2) **Event transport**
Trigger and IO port replication between the 2 ends
Link latency jitter < **0.1us**, (1km ~5us, Fused Silica 10°C up => +27ps)
Automatic transmission time evaluation
- 3) **Transparent interconnect SoC bus**
Interconnection of internal FPGA bus transparently (Memory Mapping),
data blocks transfer between FPGA (2 directions), use of DMA mechanism, etc. PSB >= **118 Mbits/s**
- 4) **Streaming links**
Interconnection of internal FPGA bus transparently (Stream interfaces: 1..N @ >= **1Mbit/s**)
transparent connections for streaming mechanism
- 5) **Virtual JTAG over the link (investigation)**
JTAG chain over the link: Use of vendor tool for logic analyser (SignalTap),
memory/register content modification, probing by using Boundary Scan (tbc)
- 6) **None-volatile memory management**
External flash management over the link.
Read/write flash of program or settings.

Listed in the technical specification “**Beam wire scanner data and events digital link**” [EDMS 1701798](#)



IP core concept

BI-BWS LINK




Development scheduled

Could probably be based on GBT layer (tbc)



Protocol layer architecture


BI-BWS LINK



single access and
Large set of data



Bandwidth
constrained

Timely
constrained







Use case: Scanner movement start trigger





Use case: data collection after a measurement




BI-BWS LINK





Use case: JTAG chain over serial link

BI-BWS LINK




Virtual JTAG chain

(Bits)







Verification methodology



- Management of the complexity
 - multiple ports in
 - multiple ports out
 - priority levels
- Transaction Level Modelling (TLM)
- VHDL - 2008 based
- UVVM (Universal VHDL Verification Methodology)
 - Open source
 - <http://bitvis.no/products/uvvm/>
- Similar approach that UVM (in systemVerilog)
- Assertions based verification for the interfaces ports




UVVM - Universal VHDL Verification Methodology





Implementation

BI-BWS LINK




- Master Student will work with me for the implementation and the verification environment (from September 2016)
- Possibility to include additional requirements of potential users
- Master thesis, code and verification environment will be made accessible to users

Hes·so
Haute Ecole Spécialisée
de Suisse occidentale

ReDS
Reconfigurable & embedded
Digital Systems



Summary



- Services requirement described for the BWS serial link
- Transport of data and events through the same channel
- Based on layered architecture of communication systems
- Low level layer for timely constraints signals, events, IO replication, JTAG
- High level layer for transparent mapping of SoC domains, streaming links
- Physical and data link layer could be using GBT defined protocol (tbc)

- Other potential users are welcome to contact me to discuss additional requirements to be included in this implementation

Additional slides






FPGA Architectures

Intelligent Drive FPGA (ID-FPGA)

VME Acquisition and supervision FPGA (AS-FPGA)

BI-BWS LINK



The context: "multiple needs" (3 of 5)



Multiple Configurations

- Encoding

