iFDAQ for the COMPASS experiment

Bodlák Martin, Frolov Vladimir, Huber Stefan, Jarý Vladimír, Konorov Igor, Květoň Antonín, Nový Josef, Steffen Dominik, Šubrt Ondřej, Tomsa Jan, Virius Miroslav

Sponsored by:

Bundesministerium für Bilduna und Forschung

Contents

- **1. Motivation and Concept of Hardware Event Building**
- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017/2018**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

1. Motivation and Concept of Hardware Event Building

- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

Different DAQ Systems

Event Builder – CPU vs. FPGA

Event Builder – CPU vs. FPGA

Disadvantages:

- Throughput limited by EB-network
- Performance of sequential execution strongly depends on algorithm complexity
- Recovery of hanging processes takes significant time

Advantages

- Easy integration of redundancy elements
- Uses mass-produced components
- Knowledge and templates available

Advantages:

- Continuation of the pipeline architecture in FEE
- Only FPGA allows to build real real-time systems
- High scalability
- High reliability
- Reduced costs

Disadvantages:

• Long development

But: Progress in higher-level tools (System Verilog, OSVVM)

- \Rightarrow **Motivation for**
	- Minimizing real-time processes
	- Development of highly automatized and reliable DAQ

Scaling Possibility of Hardware EB

1.2 M€

Dominik Steffen | Real Time – Williamsburg | 14/06/2018 7

1000

- **1. Motivation and Concept of Hardware Event Building**
- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

iFDAQ – System Design

iFDAQ – System Design

Data Handling Card (DHC)

AMC module

VME carrier card

o **form factor:** 6 U VME

-
-
- o **interfaces:** TCS (Trigger Control System) receiver
	- 1 Gb Ethernet for control network (IPbus)
	- 16 serial data links (SLINK)
	- JTAG for backup programming of FLASH

- **1. Motivation and Concept of Hardware Event Building**
- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017 and 2018**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

COMPASS – Overview

Motivation/Concept Design of the iFDAQ Performance Switching Network Topology Conclusion

COmmon **M**uon **P**roton **A**pparatus for **S**tructure and **S**pectroscopy

- o Fixed target experiment at SPS accelerator at CERN (M2 beamline)
- o High intensity beams: $4 \cdot 10^7 \frac{\mu}{s}$; $2 \cdot 10^7 \frac{\text{hadrons}}{\text{s}}$
- o Multi-purpose experiment
- o Start of data-taking: 2001
- o Since 2014: New DAQ with hardware event builder (iFDAQ)

COMPASS – Spectrometer Setup

Source [2]

- o Fixed target experiment at SPS accelerator at CERN (M2 beamline)
- o High intensity beams: $4 \cdot 10^7 \frac{\mu}{s}$; $2 \cdot 10^7 \frac{\text{hadrons}}{\text{s}}$
- o Multi-purpose experiment
- o Start of data-taking: 2001
- o Since 2014: New DAQ with hardware event builder (iFDAQ)

iFDAQ in COMPASS – Hardware Parts

- Very compact: 30 online PC in **former** DAQ **Now:** 1 VME crate (6-U) + one rack (8 computers)
- Highly flexible: Easily adaptable to different spectrometer setups (e.g. DVCS 2017 vs. Drell Yan 2018)

ERN

Performance – Uptime in 2017

- **1. Motivation and Concept of Hardware Event Building**
- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

General Network vs. Point-to-Point

Advantages

- Easy integration of redundancy elements (traffic shaping according to load on nodes)
- Usage of massproduced components and standards

Disadvantages:

- Throughput limited by EB-network switch
- Inefficient usage of max. bandwith due to:
	- Improper comm. pattern (N senders -> 1 receiver) => network congestion
	- Data overhead due to addressing etc.

Advantages:

- Independence of network switch
- Efficient usage of link bandwidth (no addressing etc.)
- High reliability

Disadvantages:

- Strong dependence on reliability of network nodes (no rerouting possibility in case of hardware failure)
- No possibility for dynamic network optimization (e.g. load balancing)

CERN

Crosspoint Switch - Integration

Crosspoint Switch

o **connects:**

- **FE electronics**
- **DHCmx modules**
- **DHCsw module**
- **Spillbuffers**

o **purpose:**

- **Ease of load balancing**
- **System redundancy to compensate hardware failures**
- ⇒ **provides fully customizable network topology**

Crosspoint Switch – Hardware Design

Crosspoint Switch Components

o **interfaces:**

- 12 x 12 channel CXP transceiver (MPO fiber connectors)
- Ethernet for IPbus
- JTAG
- TCS (Trigger Control System) receiver

o **Switching and Control:**

- **Vitesse VSC3144-02** fully configurable 144x144, asynchronous, 6.5 Gbps crosspoint switch
- **Xilinx Artix-7 FPGA** for switch control and monitoring

o **Interface FPGA – Crosswitch:**

- 90 MHz, 11-bit parallel data bus
- Multiple program assignments can be queued and issued simultaneously ⇒ fast programming (<< 1us)

Crosspoint Switch – Hardware Test

- **1. Motivation and Concept of Hardware Event Building**
- **2. Design of the intelligent FPGA-based DAQ**
	- **System**
	- **Hardware**
	- **(Firmware)**
	- **(Software)**
- **3. iFDAQ – integration and performance in COMPASS**
	- **Setup of COMPASS spectrometer**
	- **iFDAQ – Performance and Status in 2017**
- **4. Switching Network Topology**
	- **Required Hardware Developments**
	- **Software Developments**
- **5. Outlook and Conclusion**

o **Ongoing development:**

- Integration of crosspoint switch
	- -> test of crosspoint switch successful and promising
	- -> integration of the hardware for the crosspoint switch (results to be expected soon)
	- -> upgrade of Software for automatic identification of malfunctioning hardware parts

Ideas for the Future:

- upgrade of TCS to bidirectional PON (**p**assive **o**ptical **n**etwork) with use of **U**niversal **C**ommunication **F**ramework (UCF) developed at TUM for on-the-fly reconfiguration of interconnections
- Minimizing of real-time processes
	- -> direct writing of data onto SSD

Conclusion

- Improvements since commissioning of iFDAQ in 2014:
	- Increased reliability (Uptime around 99%)
	- Extended intelligence elements in software:
		- -> Automatic safe stop of the run for self-recovery
		- -> Continuously running
	- No event size limit due to upgrades in firmwares
- o Performance in 2017:
	- Data rate: 91.7 MB/s (average) 250 MB/s (in stable beam conditions) 380 MB/s (peak sustained rate)
	- On-spill data rate: 1.5 GB/s
- o iFDAQ transferred to other HEP experiment (NA64)

:ERI

Possible DAQ Systems

THANK YOU for your Attention

- [1] Y. Bai et al., *New data acquisition system for the COMPASS experiment*, in proceedings of *Topical Workshop on Electronics for Particle Physics (TWEPP)*, Lisbon Portugal September 2015
- [2] COMPASS collaboration, P. Abbon et al., *The COMPASS experiment at CERN, Nucl. Instruments Methods Phys. Res. Sect. A Accel. Spectrometers, Detect. Assoc. Equip., 577(3):455-518, 2007.*

Backup slides

DHC – Data error handling in firmware

Data Consistency Check:

- o Transmission errors detected by S-Link
- o Truncation, i.e. mismatch between real and declared data block size
- o Inconsistency of event label
- o Missing data -> timeout

Error handling

- o Discarding/throttling of wrong data
- o Adding of specific header for empty frame
- o Setting error flag in local register (diagnostics of FEE errors)

Motivation Design of the iFDAQ iFDAQ in COMPASS Redundancy Logic Conclusion

Firmware – DHCmx

Data Consistency Check:

- o Transmission errors detected by S-Link
- o Truncation, i.e. mismatch between real and declared data block size
- o Inconsistency of event label
- o Missing data -> timeout

Error detected

- o Discarding/throttling of wrong data
- o Adding of specific header
- o Setting error flag in local register

RCCAR software

Run Control, Configuration, And Readout Software (RCCARS):

- o **Multilayer system** around master process
	- **master:** Middleman between GUI, DB, all other processes
	- **GUIs**

display overall status of iFDAQ, control behavior of iFDAQ (when in Control mode)

- **readout slaves (only real-time processes)** readout of data, analysis of events, error check, transformation into DATE-format, distribution to monitoring tools, writing to HDD
- **control slaves** monitoring and control of hardware nodes
- **message logger** collection of msgs from processes, storing msgs in DB
- **message browser**

display of msgs and support for advanced filtering

- **Central Data Recording (CDR)** transfer of raw data to CASTOR, disk cleaning for new data
- o Inter-process communication via **DIALOG library** (Custom-developed server/client communication) **ICHEP 2017 Paris**

RCCAR software

Run Control, Configuration, And Readout Software (RCCARS):

- o **Multilayer system** around master process
	- **master:** Middleman between GUI, DB, all other processes
	- **GUIs**

display overall status of iFDAQ, control behavior of iFDAQ (when in Control mode)

• **readout slaves (only real-time processes)** readout of data, analysis of events, error check, transformation into DATE-format, distribution to monitoring tools, writing to HDD

• **control slaves** monitoring and control of hardware nodes

• **message logger** collection of msgs from processes, storing msgs in DB

• **message browser**

display of msgs and support for advanced filtering

- **Central Data Recording (CDR)** transfer of raw data to CASTOR, disk cleaning for new data
- o Inter-process communication via **DIALOG library** (Custom-developed server/client communication)

• Continuous data processing through EB and to monitoring tools (Start of run just enables data writing to disk)

ÉRN

Run Control & Node Status GUI

Dominik Steffen | Real Time – Williamsburg | 14/06/2018 35

into DAQ and reloading of front-

end modules

Hardware: Vitesse VSC3144

- 144 x 144 strictly non-blocking cross-point switch
- Up to 6.5 Gbps bandwidth per port
- No registers used in data path i.e. asynchronous data path => no restrictions on the phase, frequency, or signal pattern of any input (protocol independent)
- 45mm x 45mm 1072-pin BGA package
- Core programming on port-by-port basis OR simultaneous issuing of multiple queued assignments **FPGA**

