

Trigger Merging Module for the J-PARC E16 Experiment

12 Jun 2018

Kyoto Univ.^A, RIKEN^B, RCNP^C, KEK^D, Tohoku Univ.^E

M. Ichikawa^{A, B}, M. Naruki^A, S. Yokkaichi^B, T. N. Takahashi^C,
K. Aoki^D, S. Ashikaga^A, E. Hamada^D, R. Honda^E, Y. Igarashi^D, M. Ikeno^D,
K. Ozawa^D, H. Sendai^D, K. N. Suzuki^A, M. Tanaka^D and T. Uchida^D

Outline

○ J-PARC E16 Experiment

- Detectors
- Trigger System

○ Trigger Merging Module(TRG-MRG)


- Hardware
- Firmware

○ Performance Test

- Time Resolution
- Latency
- Transfer Efficiency

○ Summary


Japan




※The E16 experiment will start 2019

J-PARC E16 Experiment

Detectors



We measure the e^+e^- decays of ϕ mesons in nuclei at the J-PARC E16 experiment using 30 GeV, 1×10^{10} protons/pulse




- Using 4 types detectors
- Readout
 - 112,996 ch
 - Taking waveform data
 - Waveform sampling time: 1 ns
 - Waveform buffering time: 2 μ s
 - Trigger
 - Using GTR3, HBD, LG
 - 2,620 ch
 - <1 MHz/ch

Trigger System

Detector, Discriminator

- 2,620 ch
- <1 MHz/ch



TRG-MRG
~15 modules

Trigger
Merging
Module

Trigger
Merging
Module

Trigger
Merging
Module

SFP+
QSFP+

Trigger
Decision
Module
Belle-2 UT-3

Trigger
Distribution
Module
Belle-2 FTSW

to Readout Modules

Maximal 64 optical cable

Requirement to TRG-MRG

- Detect <1 MHz/ch edges
- 2,620 ch → 64 optical cable
- Latency: <500 ns

600 ns (Already decided
from detector)

500 ns

500 ns

300 ns


Design Value

1,900 ns < Buffering Time: 2,000 ns

Trigger Merging Module (TRG-MRG)


TRG-MRG: Hardware

7



TRG-MRG: Firmware

8



1 ns Sampling, 256 ch Multi Hit TDC
+ 6.25 Gbps 4 GTX Transceivers

※ Implemented by Vivado2017.2

Using Vivado IP Core(I SERDESE2)
1 GHz × 1 bit → 250 MHz × 4 bit

250 MHz

Buffering maximal 8 hits
for 64 ns in each 64 ch

32 bit × 5 cycle / 64 ns → 2.5 Gbps

For clock domain crossing

Link-layer protocol
for high-speed serial communication

156.25 MHz


6.25 Gbps optical transceiver

Performance Test


Time Resolution



Distribution of time difference between 2 channel




Distribution of time resolution $\Delta T[\text{ns}]$



Time resolution < 0.35 ns in all t_{in} region
Good agreement with expected error


Latency



Latency: TDC Section

TDC


12



※Using circuit simulator in Vivado2017.2

Latency in TDC section is <179ns

Latency: Transceiver Section



○ Clock Compensation

- Basic function of Aurora
 - To synchronize between transmitting module and receiving module
 - Output busy signal
- 3 cycles in each 2,500 cycles

Distribution of Latency

without

Clock Compensation

10^7

~99.8 %

$t < 35000000$

Entries	3.5e+07
Mean	288
Std Dev	3.692

With

Clock Compensation

~0.2 %

10^6

10^5

10^4

290

300

310

320

Latency[ns]

Latency(Transceiver) <320 ns

Total Latency: <179 ns + 320 ns = 499 ns

Satisfy the Requirement(500 ns)

Transfer Efficiency of the Merging Criteria 14


Merging Criteria: Allow maximal 8 hits for 64 ns in 64 ch

○ Simulate expected situation
in the experiment with Geant4

- Beam Rate: 1×10^{10} /pulse (5 GHz)
- Single rate: <1 MHz/ch


Beam intensity dependence
of the transfer efficiency

Multiplicity for 64 ns in 64 ch



Blue: Beam Rate = 5 GHz

Red: Beam Rate = 10 GHz



99.95% transfer efficiency in expected situation
Enough to use in the experiment

Summary

- Develop trigger merging module(**TRG-MRG**) for the **J-PARC E16** Experiment
- Detect leading edges from discriminator output by FPGA and transmit serialized data to trigger decision module by SFP+
- 1 main board + 2 mezzanine cards
 - Mezzanine: Receive 128 ch/card LVDS signal + Convert LVDS to LVCMOS format
 - Main: **1 ns sampling, 256 ch Multi Hit TDC + 6.25 Gbps optical transceiver ×4**
- Required performance is achieved
 - Time Resolution: **<0.35 ns**
 - Latency: <179 ns(TDC section) + 320 ns(Transceiver section) = **499 ns**
 - Transfer Efficiency: **99.95 %** in the expected situation in the experiment

TREG-MRG is Ready for the J-PARC E16 Experiment,
in Coming Autumn of 2019

J-PARC E16 Experiment

17

Motivation: Restoration of chiral symmetry breaking under nuclear density

Method: Invariant mass spectroscopy of $\phi(\bar{s}s)$ in nuclear medium

Facility: Japan Proton Accelerator Research Complex(J-PARC)


High momentum(High-p) beam-line (Completed by FY2019)

Beam: 30 GeV proton, $\sim 1 \times 10^{10}$ /pulse(~ 2 s)




High-p beam-line

Expected Spectrum




Exp. Method



Trigger Concept

18

Top View of Detectors



○Target

$e^+ e^-$ pair from ϕ

○Main Back Ground

- Miss ID of charged π
- e^+e^- from π^0
 - $\pi^0 \rightarrow 2\gamma$, γ Conversion
 - $\pi^0 \rightarrow \gamma e^+e^-$ (Dalitz Decay)

○Method


- ① Detect e^+/e^- track
by 3 detector's coincidence
(Single rate: <1 MHz/ch)
-> To avoid charged π
- ② Require the opening angle $> 50^\circ$
-> To reject e^+e^- from π^0

○Expected Trigger Condition


- Trigger rate: ~1 kHz
- $\phi \rightarrow ee$ Surviving Ratio: ~75 %

Integral Non Linearity(INL)


19



Relation between Input/Output Time Lag



Distribution of Residual



INL = [-0.04, +0.04] LSB with time lag ~0-2000 ns

No bad influence



Differential Non Linearity(DNL)

20



Deserialize 1 GHz → 250 MHz
→ Clock interval has 4 ns periodicity
→ Check each clock width
from distribution of input clock signal


Distribution of clock edge timing



DNL = [-0.022, +0.022] LSB
No bad influence

Minimum Pulse Width


Input Signal



Detect narrow signal (1.0-1.3ns)
with 100% efficiency
Enough to use in the experiment

Double Pulse Separation

Input Signal



Discriminate adjacent 2 signals (2.5-2.8ns)
with 100% efficiency
Enough to use in the experiment

※Those results are limited by test setup