21th Real Time Conference 9-15 June 2018 Woodlands Conference Center, US



Development of Front-End Electronics for PandaX-III Prototype TPC

Danyang Zhu^{1,2}, Shubin Liu^{1,2}, Changqing Feng^{1,2}, Cheng Li^{1,2}, Haolei Chen^{1,2} ¹State Key Laboratory of Particle Detection and Electronics (IHEP-USTC), Hefei, 230026, China ²Department of Modern Physics, University of Science and Technology of China, Hefei, 230026, China

> Danyang Zhu On behalf of PandaX-III collaboration 14/06/2018





- Introduction of PandaX-III Experiment
- Development of Front-End Electronics
 - Design of Front-End Electronics
 - Performance Tests
- Joint-test with Prototype TPC
- Summary





Introduction of PandaX-III Experiment

Development of Front-End Electronics

Design of Front-End Electronics

Performance Tests


• Joint-Test with Prototype TPC

Summary




4 Introduction


•Neutrinoless Double Beta Decay



5 Introduction

- PandaX-III: the first large scale $0\nu\beta\beta$ project in China
 - 200 kg high pressure gas TPC for $0\nu\beta\beta$ of ^{136}Xe
 - $^{136}Xe \rightarrow ^{136}Ba + 2e^{-} + (2\nu_e)$
 - Q_{ββ} (¹³⁶*Xe*) ~2.46MeV
- Proposed in 2015
 - SJTU, USTC, PKU...
- Advantages
 - Ultra-low background
 - High energy resolution
 - Large experimental statistics
 - Good background discrimination










•TPC

- Energy resolution
 - 3% FWHM
- Position resolution
 - –~3mm












7 Requirements for Electronics

- Channel Numbers
 - Anode strip signals: 10496
 - Mesh signals: 82
- Event rate: 10 Hz
- Input Range: ≥ 1 pC
- Pulse Width: \geq 100 µs
- INL: < 3.2%
- Gain Nonuniformity: < 2%
- Noise: < 6 fC




8 Prototype TPC

- PandaX-III Prototype TPC
 - •40 kg
 - (-HV) at the bottom
 - •7 Micromegas at the end-cap
 - 896 anode strips +7 meshs









Micromegas Modules





Introduction of PandaX-III Experiment

Development of Front-End Electronics

- Design of Front-End Electronics
- Performance Tests
- Joint-Test with Prototype TPC


Summary



11 Design of Front-End Electronics


• AGET (ASIC)


- Number of channels: 64
- Input range: 120fC, 240fC, 1pC, 10pC
- Peak time: 50ns 1µs (16 values)
- Sampling frequency: 5MHz (1MHz -100MHz)
- Readout frequency: 20MHz 25MHz



12 Design of Front-End Electronics

- Front-end Card (FEC)
 - AGET + ADC+ FPGA
 - Number of channels: 256






13 Design of Front-End Electronics

- FPGA(XC7A200T)
 - Logic cells: 215360
 - SRAM: 365
 - GTP: 4

- $4(AGETs) \times 64(channels) \times 512(cells) \times 16(bit) = 2.1 Mbit$ Event number: 2
- Total memory cache: 4.2Mbit

Event rate: 10Hz Data rate: 21Mbps

- Calibration circuit
- System trigger
 - Generated by FEC AGET
 - Generate by Mesh signal






14 Performance Tests

• Condition: 1 pC input range, 1 μs peaking time

- RMS noise < 0.9 fC
- -INL < 1%




meet the requirements



15 Performance Tests

- Condition: 1 pC input range, 1 μs peaking time
 - Gain Nonuniformity : ~0.67%
 - Wide Pulse





meet the requirements



16 Performance Tests

- Reliability test of optical link
 - OSC ibert test
 - Bit error test (PRBS7)





Receiver	Transmission	Test time	Test Bit Num	Bit Err Num	Bit error rate (90% Confidence)
FEC	DCM	24h	7×10^{13}	0	< 3.2×10 ⁻¹⁴
DCM	FEC	24h	7×10 ¹³	0	< 3.2×10 ⁻¹⁴







- Introduction of PandaX-III Experiment
- Development of Front-End Electronics
 - Design of Front-End Electronics
 - Performance Tests
- Joint-test with Prototype TPC
- Summary









Scene

RT2018 Woodlands Conference Center, US | 14/06/2018



- Introduction of PandaX-III Experiment
- Development of Front-End Electronics
 - Design of Front-End Electronics
 - Performance of Front-End Electronics
- Joint-Test With Prototype TPC

Summary





•Summary

- The performances of FECs meet the requirements of the PandaX-III experiment
- The FECs with 1024 readout channels work well during the joint-test with prototype TPC
- •Next Plan
 - More joint-tests are in progress
 - Engineering design of FEC will be carried out soon



