



Contribution ID: 458

Type: **Poster presentation**

The Design and Testing of the Address in Real Time Data Driver Card for the Micromegas Detector of the ATLAS New Small Wheel Upgrade

Tuesday, 12 June 2018 15:55 (15 minutes)

The Address in Real Time (ART) Data Driver Card (ADDC) is designed to transmit the trigger data in the Micromegas detector of the ATLAS New Small Wheel (NSW) upgrade. The ART signals are generated by the front end ASIC, named VMM chip, to indicate the address of the first above-threshold event. A custom ASIC (ART ASIC) is designed to receive the ART signals from the VMM chip and do the hit-selection processing. Processed data from ART ASIC will be transmitted out of the NSW detector by GBTx serializer and VTTx optical transmitter module through fiber optical links.

The ART signal is critical for the trigger selection in ATLAS experiment thus the functionality and stability of the ADDC is very important. To ensure extensive test of the ADDC, a test platform based on FMC card and special firmware/software are developed. This test platform works with the commercial Xilinx VC707 FPGA development kit, it can test all the functionalities and long term stability of the ADDC even without other NSW electronics boards. This paper will introduce the design, test procedure and preliminary test results of the ADDC and the FMC based test platform.

Minioral

Yes

Description

trigger alog and address

Speaker

Lin Yao

Institute

BNL

Country

USA

Primary authors: Dr YAO, Lin (Brookhaven National Laboratory (US)); TANG, Shaochun (Brookhaven National Laboratory (US)); CHEN, Kai (Brookhaven National Laboratory (US)); CHEN, Hucheng (Brookhaven Na-

tional Laboratory (US)); POLYCHRONAKOS, Venetios (Brookhaven National Laboratory (US))

Presenter: Dr YAO, Lin (Brookhaven National Laboratory (US))

Session Classification: Poster 1

Track Classification: Trigger Systems