Scanning Test System Prototype of p/sFEB for the ATLAS Phase-I sTGC Trigger Upgrade

Xinxin Wang, Feng Li, Shengquan Liu, Peng Miao, Zhilei Zhang, Tianru Geng, Shuang Zhou, and Ge Jin

- 1. State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China
- 2. Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China

天寰

嚴下字

英學

才府

Email: wxx10@mail.ustc.edu.cn





XADC Scan


baseline test threshold DAC calibration internal test pulse DAC calibration **Real time decode and display**

dead channel test

gain test







Poster



Scanning Test System Prototype of p/sFEB for the ATLAS Phase-IsTGC Trigger Upgrade



Xinxin Wang^{1,2}, Feng Li^{1,2}, Shengquan Liu^{1,2}, Peng Miao^{1,2}, Zhilei Zhang^{1,2}, Tianru Geng^{1,2}, Shuang Zhou^{1,2}, Ge Jin¹

1. State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China 2. Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China

Email: wxx10@mail.ustc.edu.cn

1.Introduction

ATLAS [1] detector which is one of the four experiments at Large Hadron Collider will fulfill Phase-I uggrade to extend the frontier of particle physics. The upgrade is going to replace the inner detector (Small Wheel, SW) [2] of the end-cap muon spectrometer with the 'new small wheel' detector (NSW), which consists of the Small-strip Thin Gap Chamber (sTGC) [3] and Micromegas (MM).

STGC contains pad, wire and strip readout. The pads are used to identify muon tracks roughly politing to the interaction point (IP) strough a 3-out-of-4 coincidence and define which strips need to be readout to obtain a precise measurement in the bending coordinate for the event selection. The Pad Front End Board (SFEB) (4) is developed to readout pads

for the event selection. The Past Front End Board (pFEB) (4) is developed to readout pasts signal to gather and analyze pack trigger. The Stipt Front End Board (pFEB) (5) is developed to accept the pad trigger to define the regions-clienteest for sitios readout. Both of pFEB and yFEB receives a "FGC signals trongin the VMMs (5)[7]. ASIC which handles 64 input signals, and outputs the trigger data and raw data of the events. About 2000 pFEBS with be produced for final delivery and engineering backup. Before the pFFEB are mounted on the detector, we need to confirm the performance data the pAFEB. According to the facult on of pFEB th in the vibric system, the performance lessing of each According to the facult on pFEB th in the vibric system, the performance lessing of each pain less and dead chemistric the confirmation of the pAFEB. In this less system We develop the scanning less where profetione of the pAFEB. In this lest system

We develop the scanning test system prototype of the p/sFEB. In this test system prototype, a simulation signal board is developed to generate different types of signal to the pfsFEB. PC software and FPGA XADC cooperate to achieve the scan test of analog parameter. The PC software is written based on Ot platform using the standard C++.

2.System Design




Fig. 1 is a block diagram of the test system. The p/sFEB includes three/eight VMM3 chips, one Kintex-7 FPGA for buffering VMM3 data, one Gigabit Ethernet Transceiver (GET), and connectors. The VMM3, which consists of 64 linear front-end channels, is an Application Specific Integrated Circuit (ASIC) for the detector. When the pis-FEB is connected to the sTGC detector, the analog signals from the sTGC detector are transmitted through the GFZ. connector (10 * 30) to the p/sFEB and then into the three VMM3 chips via the protection

The simulation signal board [8] can be used to provide p/sFEB with 256/512 test pulses with the GFZ connector. In addition, the VMM3 chip can generate an adjustable amplitude test pulse signal internally. The pulse signal internally. The pulse signal is sent to each linear front-end channel of the VMM3. The VMM3 chip outputs digital signal into the FPGA completes the corresponding readout and analysis works. The FPGA communicates with a computer through the network cable, achieving the VMM3 initialization and data transmi



Each VMM3 chip requires 1728 configuration bits. Fig.2 shows the Qt-based GUI of the test system. The Qt-based GUI can complete the interaction between the computer and test board, automatic modification of parameters, issued commands and data acquisition. Pcap cours, automatic mountains on brainneties, issued commands and sata acquisition. Peap library is used to get access to Ethernet. In order to make the software run more smoothly and solve the problem of GUI stuck, the software uses a multi-threaded framework so that the data acquisition and user interface are built into different threads. Furthermore, this QI-based GUI has the function of real-time data collection, analysis and display.

calibration test, and internal test pulse DAC calibration test are analog signals. Without this scaning test system, an oscilloscope needs to be connected to the pisFEB to read the analog value. Using an oscilloscope to test is very time-consuming and not easy to take multiple measurements on average due to the need of lesting many charnels. So our system uses XADC in FPGA for automatic scanning to complete these three tests, which can change the configuration bits and sampling by XADC automatically. Finally, the digital data outputs to the computer through the Ethernet, and then achieving the purpose of rapid

3.Test Result

Fig.3 is the construction of the test platform. After many tests, it is proved that the test



The GLossed CUI set 100 feet he went ran cuts are former house, then Then display the corresponding inches and expense of the contraction of the c




Fig.4 the real-time information display of VMM3

For the measurement of analog signals, we build the automatic scan test framework using some auxiliary analog inputs of the FPGA XADC, in this way, the analog signals can be measured several times to get the average value, which can increase the reliability and accuracy of the test result. Fig.5 and Fig.6 shows the result of baseline and threshold scan test of a VMAS ob). Each channel tests 100 times. From this graph, we can get the start of a VMAS ob). Each channel tests 100 times. From this graph, we can get the by and variability of the 64 channel baseline so that we can set the three



4.Conclusions

in this paper, we described the scanning test system prototype for p/sFEB in detail. In this In this paper, we useful the scanning less system prototype to pre-tize in treata, in the test system prototype, a simulation signel board is developed to generate different typesof signals to the plsFEB. PC software and FPGA XADC cooperate to achieve the scan test of analog parameter. With this system, we can test the circuit board quickly and reliably. In the early upgrade, the scanning test system is used for the plsFEB performance test.









Introduction

System Design



Conclusion