

Study of Retina Algorithm on FPGA for Fast Tracking

Wendi Deng and Zixuan Song

Université libre de Bruxelles(ULB) & Central China Normal University(CCNU)

21st IEEE Real Time Conference -Colonial Williamsburg


Zixuan.Song@ulb.ac.be , dengdandan@mails.ccnu.edu.cn

Retina Algorithm formula:


$$\text{Reina Output} = \text{Max} \left(\sum_k \exp \left(-\frac{s_{i,j}^{k,2}}{2\sigma^2} \right) \right)$$

σ is a adjusted parameter for optimal response


Case2: RECO track in strong magnetic field with Retina




Case1: RECO straight track with Retina



...8





Two approaches of Retina computing implementation:
 -Float point-32bits (standard IP core)
 -Fixed point-12bits (LUT made up mainly by BRAM)

Clock (Hz)	Firmware Design	DSP (%)	LUT (%)	LUTRAM (%)	BRAM (%)	FF (%)	Latency (Cycles) / μ s
100M	Floating-point	17.14	70.72	15.24	3.03	42.32	156/1.56
100M	Fixed-point and LUT	11.43	7.25	8.46	33.48	9.8	68/0.68