

HVCMOS sensor technology R&D

LUIGI VIGANI

INFIERI WORKSHOP

FERMILAB, 18/10/2016




UNIVERSITY OF
OXFORD

Current status of LHC pixel detectors

2

Standard Planar Silicon Detectors

- ✓ Complex signal processing
- ✓ 25 ns in-time efficiency
- ✓ Radiation hard ($\approx 5 \times 10^{15} \text{ n}_{\text{eq}} / \text{cm}^2$)
- ✓ High rate capability ($\approx \text{MHz/mm}^2$)
- ✓ Good spatial resolution ($\approx 10 \div 15 \text{ } \mu\text{m}$)
- ✓ High efficiency ($>99\%$)
- ✗ Large material budget
- ✗ Complex and laborious module production
 - ✗ bump-bonding / flip-chip
 - ✗ Many production steps




Expensive

CMOS technology: an alternative

3

- ▶ Commercial process
 - ▶ Mature
 - ▶ Cheap
- ▶ Allows for Monolithic Pixels
 - ▶ No hybridization
 - ▶ Wafer scale processes
- ▶ Can achieve very small sizes
 - ▶ $O(25 \times 25 \mu\text{m}^2)$
- ▶ CMOS Standard: low voltage, low resistivity
 - ▶ No depletion region -> Charge collection only by diffusion (no drift)
 - ▶ Small signal
 - ▶ Slow




CMOS technology: LHC requirements


4

- ▶ Fast charge collection (< 25ns “in-time” efficient)
- ▶ Reasonably large signal (~4000 e⁻)
- ▶ Short collection distance to avoid trapping (rad hardness)

Low resistivity (10 Ωcm), low voltage



High resistivity (2 k Ωcm), high voltage



Simulations by Tomasz Hemperek (Bonn)




UNIVERSITY OF
OXFORD

-
- The diagram illustrates the cross-section of a CCD pixel, labeled 'Pixel i' and 'Pixel i+1'. It features a 'P-Well' containing 'NMOS' and 'PMOS' transistors, with a 'NODE' connecting them. Below the P-Well is an 'HV deep N-well'. The bottom layer is a 'P-substrate'. A red dashed oval highlights the 'Depleted' region of the N-well, which is 14 μm thick at 100V. An arrow points to the 'Not depleted' region of the P-substrate. Charge carriers are shown as $\sim 1000\text{e}^-$ (electrons) moving from the substrate into the depleted N-well region. A vertical label on the right side reads 'charge collection from n-well substrate junction'.

CMOS technology: configurations


6



Standard Hybrid
CMOS passive sensor




CMOS Passive Pixels



CMOS active Hybrid
Bump-bonded or glued



**CMOS Strip Project
(Chess)**



Fully monolithic



CCPD Detectors

CMOS technology: development

7




RD50



Oxford Physics Microstructure Detector facility

8



- Two clean rooms:
- Class 10k (ISO7)
120 m²
 - class 100 (ISO5)
40 m²




UNIVERSITY OF
OXFORD

CMOS Strip

9

“Strixels” Concept



- Pixel-like resolution
- Easy read-out
- Less material

Status:

- ✓ Basic prototypes produced and tested
 - ✓ HVStripV1
 - ✓ Chess1

Test structures
- ✓ Complete prototype just produced
 - ✓ Chess2

Full digitalized matrix + test structures



CMOS Strip: HVStripV1


10

- ▶ AMS35 Technology
- ▶ 22x2 channels, 40x400 μm^2 each
- ▶ 750 μm total thickness
- ▶ 5 Ω cm resistivity
- ▶ Up to 80 V bias


I. Peric

Only analogue output investigated
(one channel at a time)

Fe^{55} characterization




Single spectrum




Gain map

(Bias 60 V)
(Noise $\approx 70e^-$)

Test Beam at DESY (3 GeV electrons)



Single spectrum



MPV map

Charge Most Probable Value
compatible with 20 μm depletion



UNIVERSITY OF
OXFORD

CMOS Strip: HVStripV1



11

Laser characterization



Red Laser (640nm)

Infrared Laser (1060nm)


Bias 10 V



Bias 80 V



Matching with design




UNIVERSITY OF
OXFORD

CMOS Strip: HVStripV1


12

Irradiation

- ▶ Birmingham: 27 MeV protons from the cyclotron
- ▶ Fluence of about $8 \times 10^{14} \text{ n}_{\text{eq}}/\text{cm}^2$




Signal significantly degraded after irradiation



Recovered after annealing and changing of DACs

Despite noise, Landau peak observed with Sr^{90} (Cambridge)



Landau-Gauss convolution
+
Exponential

Bias 60 V

- Exponential function to parameterize the observed background
- MIP peak observed, lower MPV than unirradiated (~60%)




UNIVERSITY OF OXFORD

CMOS Strip: Chess1

13

- ▶ Complex device with many different structures
 - ▶ We focus on Active Pixel Arrays (APA)
 - ▶ 72 channels in total, divided in 8 types (APA1,...,APA8)

APA #	Pixel size	Fill Factor
APA01	45x100 μm^2	30%
APA02	45x100 μm^2	50.4%
APA03	45x200 μm^2	30%
APA04	45x200 μm^2	50.4%
APA05	45x400 μm^2	30%
APA06	45x400 μm^2	50.4%
APA07	45x800 μm^2	30%
APA08	45x800 μm^2	50.4%



Global layout

- ams fabrication
- 5 Ohm cm resistivity
- Bias up to 80V

V. Fadeyev,
H. Grabas (Santa Cruz)


CMOS Strip: Chess1

14

Laser characterization

Read out system:


- Motherboard + Daughterboard
- 10 channels readable at the same time
- 6 DACs to regulate



Parallel


Motherboard

Daughterboard




Perpendicular

J. John, T. Huffmann
(Oxford)



Edge TCT



Front TCT


L. Vigani, D.
Bortoletto

CMOS Strip: Chess1


15

Front TCT


APA5




APA6




APA2




APA4



APA3




APA8



CMOS Strip: Chess1

16


Edge TCT



- APA8 (800 μm pitch on that side)
- Slightly tilted about laser axis (less than 2 degrees)
- Slow DAC configuration: mainly diffusion
 - Sharing with nearby pixel

Signal as a function of depth, bias dependence:


Amplitude as a function of x , $y = 6.25$, channel 35



Slow signal DAC configuration

- Black: 20V
- Red: 40V
- Green: 60V
- Blue: 80V

Amplitude as a function of x , $y = 6.25$, channel 35





Fast signal DAC configuration

CMOS Strip: Chess2

17

First example of monolithic CMOS sensor for a strip detector



Chips just produced!
Some tests currently performed.
Chess1-like boards in production



UNIVERSITY OF
OXFORD


CMOS Pixels: passive

18


C4 bumps: come with chip fabrication at low cost

- ▶ No fine-pitch bumping
- ▶ Flip-chipping in-house (large pitch)
- ▶ Cheap large feature size technology
- ▶ Large sensors
- ▶ Wafer based flip-chipping
- ▶ Can have in-pixel AC coupling and voltage redistribution layers

Prototype with 2 areas to test 2 coupling alternatives



- LFoundry 150 nm CMOS technology
- 2 kΩ cm p-type bulk
- ATLAS FE-I4 pixel pitch (50x250 μm²)
- 16x36 pixels
- 300 μm thick
- Backside processed




Different n-well widths:
Different fill factors

CMOS Pixels: passive


19

Test Beam at ELSA (Bonn)


- ▶ 3 GeV electrons, -160V bias
- ▶ Only 2 FE-I4 planes telescope → No in-pixel resolution.



Charge collected
Depletion depth about 200 μm



Efficiency
DC area seems to have less
effective columns



Smaller fill
factor =
smaller
efficiency?


D. Pohl, J. Janssen
(Bonn)

CMOS Pixels: passive


20

Source scan

- ▶ Americium
- ▶ Full-coverage source



Single pixel time difference distribution for source decay.
From exponential: rate.




Differences in pixel rate due to difference in efficiency:
Relative efficiency map

**Efficiency
behavior
confirmed**

CMOS Pixels: passive

21

Test beam after Irradiation



**Good
radiation
hardness!**

Efficiency


CMOS Pixel: passive

22

Test Beam at SPS (CERN)


- ▶ Mimosa telescope
- ▶ Fine resolution

D. Pohl, J. Janssen
(Bonn)



Efficiency map

Good match!




Design

Efficiency drop in DC part related to contacts in voltage distribution.


CMOS Pixels: Passive

23

Laser scan



Average cluster size



Average TOT (charge collected)

50x250 μm^2 reticule, slightly tilted



UNIVERSITY OF
OXFORD

CMOS Pixels: active to monolithic


24

► CCPD_LF


- Amplifier and discriminator inside the sensor
- Analogue signal

T. Hemperek, F. Hugging, H. Kruger, T. Hirono,
N. Wermes (Bonn)

- Two possible read-outs:
 - Custom board (analogue only)
 - Capacitive glued to FE-I4
- LFoundry 150 nm



2 versions:



Electronics inside the collection well

- Large fill factor for high Charge Collection Efficiency and rad-hardness
- Larger capacitance (larger noise)
- Full CMOS, isolation via deep p-well (PSUB)

Electronics outside the collection well

- Small fill factor, no competing wells
- Lower capacitance (lower noise)
- Full CMOS, isolation via deep n- and p-well

► Next goal: fully monolithic sensor → LF monopix

Conclusions


- ▶ Good prospects for CMOS technology in High Energy Particle Physics
- ▶ Great interest from many institutions
- ▶ ATLAS has many projects under development
 - ▶ Both Pixels and Strips
 - ▶ All types of CMOS (passive, active and monolithic)
- ▶ Many issues must be fully addressed yet
 - ▶ Radiation hardness
 - ▶ Effective cost
 - ▶ In-time efficiency
 - ▶ Eventual displacement inside the tracker

NEXT


- ▶ Fully monolithic devices
- ▶ Full functional modules

Backup: HVStripV1 irradiated Sr^{90} spectrum



26




Signal-peaking time correlation:
the higher the signal, the longer it takes to reach the peak. Two different slopes are observed, one for low and one for high charge region.




X profile
Cut close to the slope for the signal region




$\alpha = 400 \text{ ns}$



$\alpha = 300 \text{ ns}$



$\alpha = 200 \text{ ns}$



No cuts

No High charge background! MPV similar to previous fit (here no calibration is applied).

Backup: passive CMOS pixels


27

Pixel Layout Variants



Implant width	Gap width
30μm	20μm
25μm	25μm
20μm	30μm
15μm	35μm

- Bias dot (punch-through) layout not changed
- Implant length not changed
- Implant width variation covers ~200μm of the implant length




Backup: passive CMOS pixels

28

AC coupling

- MIM cap between M3 and M4 used for the AC coupling
 - implemented a up to 10pF capacitor into each pixel
- high resistive poly-silicon layer used for bias resistor
 - 15 M Ω resistor in each pixel
 - contributes to the input capacitance \rightarrow relevant for noise
- low resistive poly-silicon layer used for field plate on top of p-stop
 - improvement of breakdown behavior
 - p-stop consists a contact to apply an external voltage



Backup: passive CMOS pixels

29

More details:

- ▶ For the outer ITk pixel layers:
 - ▶ AC coupled passive CMOS sensors on 8" CZ wafers
 - ▶ No fine pitch bump bonding necessary
 - ▶ Simplified module production, Flip-chip can be done in-house
 - ▶ Cost reduction to 1 / 3
 - ▶ Stripped down FE-65 from inner layer:
 - ▶ No leakage current compensation circuitry necessary
 - ▶ Larger pixel pitch and less pixels → Lower power
 - ▶ Wafers can be ordered already equipped with C4 bumps
- ▶ For the module concept:
 - ▶ Module without larger gap pixel

