





The Main Challenges for ATLAS and CMS

Wesley H. Smith U. Wisconsin - Madison 8th INFIERI Workshop Fermilab, October 18, 2016











Task: inspect detector information and provide a first decision on whether to keep the event or throw it out

The trigger is a function of :



Event data & Apparatus Physics channels & Parameters

- Detector data not (all) promptly available
 Selection function highly complex
- \Rightarrow T(...) is evaluated by successive approximations, the TRIGGER LEVELS

(possibly with zero dead time)





LHC Overview









The LHC Plan





W



LHC Run I Parameters



	Design	2010	2011	2012
Beam Energy (TeV)	7	3.5	3.5	4
Bunches/Beam	2808	368	1380	1380
Proton/Bunch (10 ¹¹)	1.15	1.3	1.5	1.7
Peak Lumi. (10 ³² cm ⁻² s ⁻¹)	100	2	30	76
Integrated Lumi. (fb ⁻¹)	100/yr	0.036	6	20
Pile-Up	23	~1	10	20
Bunch Spacing	25 ns	50 ns	50 ns	50 ns
Pile-Up –	the nun	nber o	of	
proton inte	raction	S		
-occurring (lurina e	each		

W

W. Smith, U. Wisconsin, Oct. 18, 2016

INFIERI Workshop: HL-LHC Trigger Upgrade - 6



LHC Run II Parameters



	Design	2015	2016	2017/8 (*)	
Beam Energy (TeV)	7	6.5	6.5	6.5/7	
Bunches/Beam	2808	2244	2748	2808	
Proton/Bunch (10 ¹¹)	1.15	1.2	1.2	1.2	Bunch
Peak Lumi. (10 ³² cm ⁻² s ⁻¹)	100	51	100(*)	100	Proton 🥌
Integrated Lumi. (fb ⁻¹)	100/yr	4	30(*)	70(*)	Parton
Pile-Up	23	<20	40	40	(quark, gluor
Bunch Spacing	25 ns	50/25 ns	25 ns	25 ns	
Pile-Up –	the nur	nber of			Particle
proton inte	eraction	IS		*eyn	ected
W. Shrift, V. Wiscohgh, (during (each			INFIERI



LHC Physics & Event Rates

W

THE UNIVERSITY WISCONSIN MADISON

- At design $L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ >23 pp events/25 ns xing •~ 1 GHz input rate "Good" events contain ~ 20 bkg. events >1 kHz W events >10 Hz top events \geq 10⁴ detectable Higgs decays/year Can store ~ 1 kHz events **Select in stages** Level-1 Triggers
 - •1 GHz to 100 kHz
- W. Smith, U. Wisconsin, Oct. 18, 2016



Collisions (p-p) at LHC









LHC Trigger & DAQ Challenges





Challenges: 1 GHz of Input Interactions Beam-crossing every 25 ns with ~ 23 interactions produces over 1 MB of data

Archival Storage up to 1 kHz of 1 MB events







In-time" pile-up: particles from the same crossing but from a different pp interaction

- Long detector response/pulse shapes:
 - "Out-of-time" pile-up: left-over signals from interactions in previous crossings
 - Need "bunch-crossing identification"











Now

High Luminosity LHC: 2025



Challenges: Time of Flight



c = 30 cm/ns \rightarrow in 25 ns, s = 7.5 m























Present ATLAS & CMS Level 1 Trigger Data











- Process reduced granularity data from calorimeter and muon detectors
- •Trigger decision based on object multiplicities
- •Generate L1A and send via TTC distribution to detector front-ends to initiate readout
- •Maximum round-trip latency 2.5 us
 - Data stores in on-detector pipelines
- •Identify regions-of-interest (Rol) to seed L2 trigger
- •Custom built electronics
- •Synchronous, pipelined processing system operating at the bunch crossing rate







ATLAS Run 1 Rol Mechanism



LVL1 triggers on high p_T objects

Calorimeter cells and muon chambers to find e/γ/τ-jet-μ candidates above thresholds

LVL2 uses Regions of Interest as identified by Level-1

The total amount of Rol data is minimal

 ~2% of the Level-1 throughput but it has to be extracted from the rest at 75 kHz







ATLAS Run 2 L1 Trigger





To sub-detector front-end / read-out electronics





ATLAS, CMS Trigger HL-LHC Upgrades

fractio



Maintain current physics sensitivity at HL-LHC challenging for trigger

- EWK, top (and Higgs) scale physics remain critical for HL-LHC
- Cannot fit same "interesting" physics events in trigger at 13-14 TeV, 5x10³⁴ cm⁻²s⁻¹
- Increasing p_T thresholds reduces signal efficiency
 - > Trigger on lepton daughters from $H \rightarrow ZZ$ at $p_T \sim 10-20$ GeV



Backgrounds from HL-LHC pileup further reduces the ability to trigger on rare decay products

- Leptons, photons no longer appear isolated and are lost in QCD backgrounds
- \succ Increased hadronic activity from pileup impacts jet p_T and **MET** measurements











➢ Divide L1 Trigger into L0, L1 of latency 6, 30 µsec, rate ≤ 1 MHz, ≤ 400 kHz, HLT output rate of 5-10 kHz

- Calorimeter readout at 40 MHz w/backend waveform processing (140 Tbps)
- >L0 uses Cal. & µ Triggers, which generate track trigger seeds
- L1 uses Track Trigger and more fine-grained calorimeter trigger information.

CMS:

- L1 Trigger latency: 12.5 µsec
- >L1 Trigger rate: 500 kHz (PU=140), 750 kHz (PU=200)
- L1 uses Track Trigger, finer granularity µ & calo. Triggers
 HLT output rate of 5 kHz (PU=140), 7.5 kHz (PU=200)





ATLAS & CMS Triggered vs. Triggerless Architectures



1 MHz (Triggered) - planned:

> Network:

- 1 MHz with ~5 MB: aggregate ~40 Tbps
- Links: Event Builder-cDAQ: ~ 500 links of 100 Gbps
- Switch: almost possible today, for 2022 no problem

HLT computing:

- General purpose computing: 10(rate)x3(PU)x1.5(energy)x200kHS6 (CMS)
 - Factor ~50 wrt today maybe for ~same costs
- Specialized computing (GPU or else): Possible

40 MHz (Triggerless) – not planned:

> Network:

- 40 MHz with ~5 MB: aggregate ~2000 Tbps
- Event Builder Links: ~2,500 links of 400 Gbps
- Switch: has to grow by factor ~25 in < 10 years, difficult
- Front End Electronics
 - Readout Cables: Copper Tracker! Show Stopper
- > HLT computing:
 - General purpose computing: 400(rate) x3(PU)x1.5(energy)x200kHS6 (CMS)
 - Factor ~2000 wrt today, but too pessimistic since events easier to reject w/o L1
 - This factor looks impossible with realistic budget
 - Specialized computing (GPU or ...)
 - Could possibly provide this ...





ATLAS & CMS L1 Tracking Trigger



Reduces Leptonic Trigger Rate

- > Validate calorimeter or muon trigger object, e.g. discriminating electrons from hadronic ($\pi^0 \rightarrow \gamma \gamma$) backgrounds in jets
- Addition of precise tracks to improve precision on p_T measurement, sharpening thresholds in muon trigger
- > Degree of isolation of e, γ , μ or τ candidate
- Requires calorimeter trigger trigger at the finest granularity to reduce electron trigger rate

Other Triggers

- Primary z-vertex location within 30 cm luminous region derived from projecting tracks found in trigger layers,
- Provide discrimination against pileup events in multiple object triggers, e.g. in lepton plus jet triggers.





HL-LHC L1 Track Trigger Architectures:



- "Self seeded" path (CMS Tracker Approach runs at 40 MHz):
 - L1 tracking trigger data calculated stand-alone, combined with calorimeter & muon trigger data regionally with finer granularity than presently employed.
 - After regional correlation stage, physics objects made from tracking, calorimeter & muon regional trigger data transmitted to Global Trigger.

"Rol - based" path (ATLAS Tracker Approach):

- L1 calorimeter & muon triggers produce a "Level-0" or L0 "pre-trigger" after latency of present L1 trigger, with request for tracking info at ≤1 MHz. Request only goes to regions of tracker where candidate was found. Reduces data transmitted from tracker to L1 trigger logic by ≤40 (40 MHz to ≤1 MHz) times probability of a tracker region to be found with candidates, which could be < 10%, (e.g. 100 kHz, ~ speed of ATLAS FTK – seeds HLT)</p>
- Tracker sends out info. for these regions only & this data is combined in L1 correlation logic, resulting in L1A combining track, muon & calo. info..
- "HLT Usage" (both ATLAS & CMS):
 - L1 Track trigger info, along with rest of information provided to L1 is used at very first stage of HLT processing. Provides track information to HLT algorithms very quickly without having to unpack & process large volume of tracker information through CPU-intensive algorithms. Helps limit the need for significant additional processor power in HLT computer farm.





ATLAS HL-LHC TriDAQ

Level-0 Muon & Calo used to make initial fast rejection and identify Regions of Interest

1 MHz accept rate, trigger latency 6 µs,minimum detector latency 10 µs

Level-1 hardware track trigger and high resolution calo data provide further rejection

L1Track and L0Calo/ L0Muon feed to L1Global processor

400 kHz accept rate, trigger latency 30 µs, minimum detector latency 60 µs

Event Filter (commodity farm + HW tracking) delivers a factor 40 reduction down to output rate of 10 kHz

FTK++ full event track processor down to p_T > 1 GeV at 100 kHz



W

THE UNIVERSITY



ATLAS Upg. Trig. Components









W. Smith, U. Wisconsin, Oct. 18, 2016

INFIERI Workshop: HL-LHC Trigger Upgrade - 29



ATLAS HL-LHC L0 Trigger



L0 Trigger Components:

LO Calo:

- Existing Phase-1 L1Calo trigger system becomes L0Calo trigger for HL-LHC
- FEX system receives firmware upgrade; largely same hardware as Run 3

LO Muon:

- New readout and improved coverage to increase efficiency
- Latency now long enough to use precision MDTs for sharper turn on

LOTopo/Central Trigger Processor/RolEngine

- Receives trigger objects from LOCalo and LOMuon
- Performs complex trigger selections (invariant mass, missing transverse energy, etc.)
- On LO-Accept, the RolEngine calculates the Regional Readout Requests to send back to the detectors
- Rols cover at most 10% of detector => 100 kHz equivalent rate for readout





- Wade Fisher, MSU, CPAD16





ATLAS L1 Track Trigger





Level-1 Track Trigger receives ITk data from regions around Rols contributing to LO-Accept

- Finds tracks in those regions above 4 GeV pT cut
- Quasi-offline resolution, reconstruction efficiency at least 95% for offline tracks
- Rejection factor of 5 for single lepton triggers, pileup track resolution $< \sim \! 10 \text{ mm}$

Trigger Rate [s⁻¹] LAS Simulation Isolated Rols Track Matched Isolated Rols 10 10³ 20 25 30 35 40 45 50 10 15 Rol ETM [GeV]

Regional readout of 10% ITk in ~6 μs

- Strip front-end readout chips with double-buffer capability
- Full pixel readout at 1 MHz

FTK next-gen associative memory chip and track-fit on FPGA

- 500k track patterns per AM chip at 200 MHz
- 4 fit/ns on modern FPGA

- Wade Fisher, MSU, CPAD16





ATLAS Upgrade L1T Latency, Performance



Latency:

≻~24µs from L0A to L1A:

- ~6µs for regional (R3) data readout
- ~12-15µs for L1Track pattern recognition
- ~3-6µs for cable times, Global L1 processing, decision
- Accepts consecutive 25 ns beam crossings w/o gaps (now 5)

Performance

Emphasis on high signal efficiency

• Target signal efficiency = ~95% or above

No need for very high rate reduction to go from 1MHz to a few hundred kHz

Target background rejection = ~5





ATLAS Trigger Strategy



Reduction in two hardware level system at Level-1 mainly using tracks from L1Track

- Lower rate triggers for multiple low-pT leptons, taus, jets and missing transverse energy
- e.g. single electron 200 kHz Level-0, 40 kHz Level-1, 2.2 kHz output
- also improvements from individual cell information for calorimeter at Level-1

In single level system Level-O rates feed directly into Event Filter

Item	Offline $p_{\rm T}$	Offline $ \eta $	LO	L1	EF
	Threshold		Rate	Rate	Rate
	[GeV]		[kHz]	[kHz]	[kHz]
isolated single e	22	< 2.5	200	40	2.20
forward e	35	2.4 - 4.0	40	8	0.23
single γ	120	< 2.4	66	33	0.27
single μ	20	< 2.4	40	40	2.20
$di-\gamma$	25	< 2.4	8	4	0.18
di-e	15	< 2.5	90	10	0.08
di-µ	11	< 2.4	20	20	0.25
$e - \mu$	15	< 2.4	65	10	0.08
single τ	150	< 2.5	20	10	0.13
di-T	40,30	< 2.5	200	30	0.08
single jet	180	< 3.2	60	30	0.60*
large-R jet	375	< 3.2	35	20	0.35*
four-jet	75	< 3.2	50	25	0.50*
H_{T}	500	< 3.2	60	30	0.60*
E_T^{miss}	200	< 4.9	50	25	0.50*
$jet + E_T^{miss}$	140,125	< 4.9	60	30	0.30*
forward jet**	180	3.2 - 4.9	30	15	0.30*
Total			~1000	~400	~10

- Wade Fisher, MSU, CPAD16





CMS HL-LHC Trigger Scenario



L1 Accept rate up to 750 kHz

- Plan for L1A rate up to 500 kHz @ 140 PU and 750 kHz @ 200 PU
- Driven by keeping acceptance consistent with Run 1 and Phase 1 Upgrade
- Includes acceptance of consecutive 25 ns beam crossings
- Limited by pixel readout, impacts on DAQ readout, EVB, & HLT CPU

Tracking Trigger

- > Driven by keeping acceptance consistent with Run 1 and Phase 1 Upgrade
- Leptons: P_T cut & isolation, Jets: Vertex
- Improves E_T sums and enables Track MET

New L1 Trigger (Calorimeter, Muon, Global) to incorporate Track Trigger

- Finer calorimeter cluster trigger, muon & calorimeter seeds for track match
- > Also incorporate additional muon chambers for $|\eta| > 1.5$ (e.g. GEMs)

Latency of 12.5 µsec

- Driven by Tracking Trigger and logic to incorporate it.
- Limit from complications for outer tracker readout

HLT Output Rate up to 7.5 kHz

- Plan for 5 kHz @ 140 PU and 7.5 kHz @ 200 PU
- Limit from Computing (e.g. cost), no limit from DAQ
- Same reduction of L1 rate (~100) as present





CMS HL-LHC L1 Trig. Components



Calorimeter Trigger

- Process individual readout granularity cells for optimal matching to track trigger
- Data processed by input Layer 1 and then final Layer 2 providing the output. Similar to Phase 1 upgrade calorimeter trigger, essentially scaled to higher number of channels involved.

Endcap Muon Trigger

> Covering $|\eta|$ from 1.6 to 2.5: rebuilt to incorporate additional chambers in endcap and to provide input to the tracking correlator.

Overlap & Barrel Muon Triggers

Modifications of existing muon triggers covering the barrel and overlap regions to provide input to tracking correlator.

Track Trigger Correlator

- L1 Track Finding is contained within the Tracker, with L1 Trigger performing correlation of produced track with muon and calorimeter trigger information.
- Logic is based on adaptation of Particle Flow ideas to L1 Trigger.
- Input trigger data is processed by an input Layer 1 and then final Layer 2 providing output to Global trigger

Global Trigger

Process more information than Phase 1 upgrade from many more objects with additional Tracking Trigger load. Design scales by ratio of data volume from Phase 1 upgrade.







W. Smith, U. Wisconsin, Oct. 18, 2016



L1 Calo Trigger HL-LHC



ECAL Barrel: process individual crystal energies instead of present 5x5 crystal towers

≻η×φ = .0875×.0875 →.0175×.0175

HCAL Barrel: keeps .0875×.0875

HGCAL: produce energy information on ~ same scale (.0175×.0175) as Barrel ECAL.

Improvement in <u>stand-alone</u> electron trigger efficiency + rate example from Barrel →

Also provides higher resolution for matching to tracks: ΔR < 0.006

See later slide



W



HL-LHC Muon Trigger



DTs CSCs

RPCs

GEMs

iRPCs

η θ° 1.2 33.5°

1.3 30.5°

1.4 27.7°

1.5 25.2°

1.7 20.7°

1.9 17.0°

2.0 15.4° 2.1 14.0° 2.2 12.6°

2.3 11.5° 2.4 10.4° 2.5 9.4°

3.0 5.7°

4.0 2.1° 5.0 0.77° 12 **z (m)**

2 Tbps







Require:

- > Highest possible efficiency over all η for isolated high P_T tracks
- Good efficiency for tracks in jets for vertex identification
- $> P_T > 2-3$ GeV (small difference within this range)
 - Expect ~ 115 charged tracks with $P_T > 2 \text{ GeV}$ at PU = 140
 - Design for 350 tracks per bunch crossing
- Z vertex position resolution ~ 1 mm

Use:

- Charged Lepton ID
- Improve P_T resolution of muons
- Determine isolation of leptons and photons
- Determine vertex of charged leptons and jet objects
- Determine primary vertex and MET from L1 Tracks from this vertex

Pixel Trigger Option

Under consideration for now, but need a strong physics case

Challenging to meet 12.5 µsec latency







Reduces Leptonic Trigger Rate

- > Validate calorimeter or muon trigger object, e.g. discriminating electrons from hadronic $(\pi^0 \rightarrow \gamma \gamma)$ backgrounds in jets
- Addition of precise tracks to improve precision on p_T measurement, sharpening thresholds in muon trigger
- > Degree of isolation of e, γ , μ or τ candidate
- Requires calorimeter trigger trigger at the finest granularity to reduce electron trigger rate

Other Triggers

- Primary z-vertex location within 30 cm luminous region derived from projecting tracks found in trigger layers,
- Provide discrimination against pileup events in multiple object triggers, e.g. in lepton plus jet triggers.





L1 Track Trigger Design



Self-seeded Level-1 Track Trigger

- ➢ Relies on local p_T reconstruction
- **>**Reconstructs tracks with $p_T > 2 \text{ GeV}$
- Identifies z-vertex location with ~1 mm precision
 - Similar to average vertex separation at PU ~ 140.
- p_T modules provide p_T discrimination through hit correlations between closely spaced sensors
 - >Correlate pairs of clusters consistent w/track > 2 GeV >In minimum bias events, ~ 95% of tracks have $p_T < 2GeV$







Push" design: all stubs forwarded to Track-finder Stub efficiency vs. p_T for various layers and disks:



W. Smith, U. Wisconsin, Oct. 18, 2016

INFIERI Workshop: HL-LHC Trigger Upgrade - 43



Track-Finding



"Push" design, not region of interest

- Input: Expect ~10K stubs/BX @ PU~140, of which 5-10% belong to tracks with P_T>2 GeV
- \rightarrow Output: ~100 bits/track \rightarrow several Tbps to track correlators
- Latency: ~5 µs allocated

Multiple approaches under consideration to find tracks, examples:

- > Pattern-based: Track patterns stored in Associative Memory chips
 - Target implementation in custom ASICs (Associative Memories, e.g. VIPRAM) to store large number of patterns (~100M overall)
- "Tracklet" approach: Track building from stubs with pair-wise layer extrapolations
 - Target implementation in FPGAs
- More details in Tracking Parallel Session

Generally implemented with time-multiplexing of the input data (round-robin of event data to processors)

All followed by a (generally FPGA-based) track-fitting stage to extract track parameters





Correlator Conceptual Design











CMS HL-LHC L1 Trigger Latency (preliminary estimate)

Estimate L1 Track Trigger result available 5 µs after interaction occurred.

L1 Track trigger is a "push" system, not region of interest

Regional processing (Correlation Logic) involves (+2.5 μ s \Rightarrow 7.5 μ s) :

- Preprocessing + distribution of L1 Cal, Mu, Track Trigger Primitives 0.5 μs
- > Using tracks to find primary vertex 0.5 μs
- > Associating tracks with the primary vertex 0.5 μs
- Associating tracks with calorimeter objects
- Associating tracks with and fitting tracks with muon tracks
- > Calculating track-correlated L1-objects + their characteristics 1.0 µs
- > Using tracks to calculate isolation of cal. and muon objects 0.5 μs.

Global processing involves +(1 μ s \Rightarrow 8.5 μ s):

Global sums, kinematic calculations, correlations between trigger objects, trigger decision logic (incl. trigger rules)

Propagation back to detector front ends (+1 $\mu s \Rightarrow$ 9.5 $\mu s)$

- ➢ 38 bx in present system (0.95 µs)
- Safety Factor of 30% \Rightarrow 12.5 µs
 - > NB: Original Trig. TDR Latency: 127 bx, Run 1: 157 bx (+ 0.8 µs), req'd: 168 bx
 - Run 2 Latency now up to 164 bx.

Set 12.5 μs as minimum design latency

> Once 6 μ s exceeded, 12.5 μ s is the next point where consequences



In parallel with

2.0 us

0.5

IN



L1 Menu Studies



Goal: maintain overall physics performance + acceptance of L1 Trigger Upgrade TDR (e.g. thresholds near the end of run 1)

Study a sample menu using ~70% of bandwidth

• Not included: any prescaled trigger (minbias, triggers with lower thresholds), triggers involving forward calorimeter, MET/MHT, three lepton triggers, other acceptance, diagnostic and calibration triggers.

Compensate by increasing found total rate by 30%

Benchmark conditions: 140 PU

Use Minbias Sample with PU = 140

Assume bunch spacing at 25 ns: L ~ 5.6 E34

Use Tracking Trigger

> Assume "perfect" performance

High PU Conditions: 200 PU as a check

- Use unofficial production of 200 PU events
- Assume bunch spacing at 25 ns: L ~ 8 E34

Uncertainties: Need Safety factor of at least 1.5

- Simulation uncertainty
- Readout underachievement
- Realistic Tracking Trigger performance





L1 Trigger Menu at 140 PU with L1 Tracking Trigger

Menu w/o Tracking Trigger produces a total rate of 1.5 MHz at 140 PU

- ➢ Tracking trigger provides factor of 5.5 reduction to 260 kHz →
- >w/ 1.5 safety factor: 390 kHz>Use 500 kHz as benchmark
- Menu w/Tracking Trigger produces total rate of 500 kHz at 200 PU
 - w/ 1.5 safety factor: 750 kHz
 w/o track trig., approach 4 MHz!
 - (6 MHz w/safety!)



Warning: this menu is just a sample table only for evaluating bandwidth

0 00		MADISON			
$L = 5.6 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$	Lev	Level-1 Trigger			
$\langle PU \rangle = 140$	with Level-1 Tracks				
		Offline			
Trigger Menu with L1	Rate	Threshold(s)			
Algorithm Track Trigger	[kHz]	[GeV]			
Single Mu (tk)	14	18			
Double Mu (tk)	1.1	14 10			
ele (iso tk) + Mu (tk)	0.7	19 10.5			
Single Ele (tk)	16	31			
Single iso Ele (tk)	13	27			
Single γ (tk-veto)	31	31			
ele (iso tk) + e/γ	11	22 16			
Double γ (tk-veto)	17	22 16			
Single Tau (tk)	13	88			
Tau (tk) + Tau	32	56 56			
ele (iso tk) + Tau	7.4	19 50			
Tau (tk) + Mu (tk)	5.4	45 14			
Single Jet	42	173			
Double Jet (tk)	26	2@136			
Quad Jet (tk)	12	4@72			
Single ele (tk) + Jet	15	23 66			
Single Mu (tk) + Jet	8.8	16 66			
Single ele (tk) + $H_{\rm T}^{\rm miss}$ (tk)	10	23 95			
Single Mu (tk) + $H_{\rm T}^{\rm miss}$ (tk)	2.7	16 95			
H _T (tk)	13	350			
Rate for above Triggers	180				
Est. Total Level-1 Menu Rate	260				



CMS

L1 Thresholds vs. Bandwidth: Single Lepton Triggers

Allocate initial BW for each algorithm in full menu according to BW fractions used in sample menus with and without L1 Tracking

- Determine trigger thresholds necessary to fit assigned rate
- Repeat for a range of total bandwidths
- Plots show rates for full menus with and without L1 Tracking @ 140 PU

No safety factors applied







CMS HL-LHC HLT & DAQ



Run-I	Phase-I upgr.	Phase-II upgr.	
7-8 TeV	13 TeV	13 TeV	
35	50	140	200
100 kHz	100 kHz	500 kHz	750 kHz
1 MB	1.5 MB	4.5 MB	5.0 MB
1 kHz	1 kHz	5 kHz	7.5 kHz
0.21 MHS06	0.42 MHS06	5.0 MHS06	11 MHS06
2 GB/s	3 GB/s	27 GB/s	42 GB/s
	Run-I 7-8 TeV 35 100 kHz 1 MB 1 kHz 0.21 MHS06 2 GB/s	Run-IPhase-I upgr.7-8 TeV13 TeV3550100 kHz100 kHz1 MB1.5 MB1 kHz1 kHz0.21 MHS060.42 MHS062 GB/s3 GB/s	Run-I Phase-I upgr. Phase-I 7-8 TeV 13 TeV 13 TeV 35 50 140 100 kHz 100 kHz 500 kHz 1 MB 1.5 MB 4.5 MB 1 kHz 1 kHz 5 kHz 0.21 MH506 0.42 MH506 5.0 MH506 2 GB/s 3 GB/s 27 GB/s

HLT: x24/51 at 500/750 kHz+140/200 PU increased processing power v. Run 1

- x 5/7.5 increase in L1 input rate (500 kHz @ PU=140/750 kHz @ PU=200)
- x 4/5.7 for increased complexity due to higher PU, x 1.5 for higher energy
 - Estimated from observed CPU dependence on PU and MC studies
 - x 0.8 mitigation due to prompt access to tracking info. from L1 Track Trigger at HLT
- Affordable in 2024 assuming extrapolation of ~1 CHF/HS06 in 2024

DAQ: For 5 MB events at 750 kHz, total required throughput is 30 Tbps.

- Similar event builder and storage as present 800 links x 100 Gbps with 30% eff. will provide 30 Tbps event building throughput
- InfiniBand switch today provides 32 Tbps unidirectional bandwidth. Costs of this infrastructure are likely below those of existing system.





HL-LHC Trigger R&D Goals



Challenges:

Large increase in trigger input data

 e.g. present EB 5x5 trigger towers vs. full xtal granularity – x25 increase, also new HGCal data volume w/ similar granularity

Large increase in processing complexity

- Tracking information
- Fine grain calorimeter information
- Fitting Muon and Tracking data together
- More complex objects, conditions and algorithms

Phases:

- Establish algorithms, techniques and feasibility
- Decide on a hardware framework
- Build prototypes to test functionality
- Build individual parts of the system
- Construct demonstrators
- Connect to detector prototypes to validate designs









Example Starting Point: Phase 1 Cal. Trig. Card



In use for Tracklet Trigger, GEM, EB, Correl, Calo, Muon Trigger HL-LHC R&D:

CTP7:

- Xilinx Virtex-7 690T for data processing
- ZYNQ `045 System -on-Chip (SoC)
 Device (embedded Linux control platform)
- 67 10Gbps optical Input links
- 48 10Gbps optical Output links

JTAG/USB Console Interface Mezzanine









HL-LHC Trigger Technologies (in use/under test with CTP7)



Embedded Linux

- Functional Linux system (network, file system, shell)
- Low latency access point tightly integrated with workhorse FPGA
- Basic card level infrastructure with very little new code—Ethernet, I2C, USART, GPIO drivers, ssh, file system, etc.—all standard
- Paid for itself in time saved in the first project cycle
 - First CTP7 proto. power-up to integrated operation in CMS pp runs in 21 months

AXI Architecture

- Industry standard on-chip interconnection scheme for FPGAs
- Straightforward to implement AXI interfaces for registers and memory
- AXI infrastructure bridged into the Virtex-7 ("Chip2Chip" core), a single integrated address space for both devices
- > 95% of CTP7 generic infrastructure from ZYNQ hard cores and Library IP catalog, no custom HDL needed—it's in the tools
- Improved status and access to advanced applications
 - Real-time link eye-diagrams for all channels while taking data available online!

XVC – Embedded Linux Xilinx Virtual Cable (e.g. JTAG)

Debug Card at P5 via TCP/IP just as if on the bench in the lab





HL-LHC R&D Technology Examples



Link monitoring/tuning using embedded Linux (ZYNQ): Monitor individual link performance by running continuous eye-scans while taking data.

- Used to predict BER and proactively detect weak links before data transmission errors appear – manage large #'s of links
- Automatically and quickly tune parameters to optimize link performance while link is operating
 - Allows use of higher bandwidth links and moving boards while minimizing performance differences



*Xilinx DFE = Decision Feedback Equalization plus Cont. Time Linear Equalization











Tools for Trigger/DAQ: ATCA



- Advanced Telecommunications Computing Architecture
 Example: Pulsar Card (FNAL, UIC, Northwestern) for CMS Track Trigger
 - Use FPGAs for low latency
 - FPGAs are directly connected to the full mesh fabric channels
 - No network switch
 - Low overhead serial protocols
 - High bandwidth I/O via serial links on Rear Transition Module and mezzanines









ATCA Backplane example: Pulsar IIb



Full shelf tests with all lanes running at 10 Gbps

≻BER = 2x10⁻¹⁶

Evaluating latest high performance 40G+ full mesh backplanes from ASIS-PRO, COMTEL, and Pentair/Schroff





Fermilab





ATLAS & CMS HL-LHC Trigger Summary



ATLAS Architecture:

- ➢ Divide L1 Trigger into L0, L1 of latency 6, 30 µsec, rate ≤ 1 MHz, ≤ 0.4 MHz, HLT output rate of 5 - 10 kHz
- > L0 uses Cal. & μ Triggers, which generate track trigger seeds
- L1 uses Track Trigger & more muon detectors & more finegrained calorimeter trigger information.

CMS Architecture

- ≻L1 Trigger latency, rate: 12.5 µsec, .5 .75 MHz (140 200 PU)
- >L1 uses Track Trigger, finer granularity μ & calo. Triggers
- HLT output rate of 5 7.5 kHz (140 200 PU)

Performance:

- > Track Trigger reduces L1 Menu rate by ~ 6
- Track Trigger combined with L1A rate maintains overall physics performance + acceptance of L1 Trigger Phase 1 Upgrade (e.g. thresholds near what are running now)

Schedule:

R&D Program underway now...important to validate design, techniques & technologies









Slides on Algorithms (see Rick Cavanaugh's Talk)



Image: Construction of the sell Simulation PU = 140, 14 TeV Image: CMS PhaseII Simulation PU = 140, 14 TeV 1 CMS PhaseII Simulation CMS PhaseII Simulation Misconsulation



Stand-alone muon trigger rates flatten above ~30 GeV from misassignments of low p_T muons Match L1 tracks + L1 muons (inside-out vs outside-in) Sharpens turn-on curve, improves efficiency For a threshold of ~ 20 GeV, rate of single muon trigger can be reduced by a factor of O(10)









Reduce rate of Single Photon trigger by 2 (3) for an efficiency on H $\to \gamma\gamma$ of 95% (90%) For diphoton thresholds of ~ 18,10 GeV on leading, subleading legs, the rate can be reduced by a factor of > 6







W. Smith, U. Wisconsin, Oct. 18, 2016