# SOI status

Szymon Bugiel, Roma Dasgupta, Marek Idzik, Piotr Kapusta

## Outline

- 1. Preliminary results from June test beam
- 2. Improvements done for upcoming test beam
- 3. Plans for test beam

## Results from June test beam – standalone analysis

 T0 misalignment - using the algorithm proposed by Dominik we are able to find proper time offset for each run





Hit Rate Comparision from SOI and telescope







## Results from June test beam – standalone analysis

• With the proper time offset we have observed correlations between telescope and SOI tracks

[\_\_X [mm] h2XPosCor h2VPosCorrols Mean x 0.3387 Mean y -1.393 45 0.5778 Std Dev x 0.04607 any -0.1707 10 3td Dev v 0.04742 Std Dev x 0.2651 td Dev v 0 2462 40 35 8 -1.3530 -0.1 6 25 -0.2-1.420 -0.3 4 15 -0.4 -1.4510 2 -0.55 -0.6 -1.50.26 0.28 0.3 0.32 0.34 0.36 0.38 0.4 0.42 0.44 0.46 0.2 0.4 0.8 0.6 SOI Y [mm] SOI X [mm]

SOI\_X vs Telescope\_Y

SOI\_Y vs Telescope\_X

## Results from June test beam – standalone analysis



- Significant improvement is expected
  - No bad pixel rejection
  - No rotation correction
  - Preliminary results obtained for the whole matrix (different pixel architectures doesn't taken into account – differences in gains not included)



## Results from June test beam – Marlin framework

• Finally the correlation between telescope and SOI tracks can be seen also **using the Marlin** framework !



## SOI DAQ upgrades

#### **Firmware side:**

- Operating on the same **setup like in Cracow**
- 64 bit time-stamp (instead of 32 bit)
- Enlarged internal FPGA event buffer
- "true" frame counter added (including missing frames)
- **Phase shift** between clocks added (matrix, ADC sampling, FPGA sampling)

#### Software side:

- New frame structure implemented
- Phase shift control added to GUI
- TCP sockets moved from root::TSocket to boost::asio
- **Multi-threading** implemented (GUI, telescope connection, DUT connection on separate threads)
- DAQ crush during automatic scans fixed
- Separate command for **DUT configuration** implemented
- T<sub>0</sub> misalignment seems to be fixed (beam is needed for final verification)

## Enlarged FPGA buffer



### Issues that needs to be fixed/verified

• "Blinking pixels" issue still present after upgrading firmware to the newest version - reported to Piotr, waiting for results from data taken with the Cracow setup



- New firmware version do not response on 'set\_bias' command

   reported to Piotr same thing observed in Cracow, fixing ongoing
- Operation exploiting external 'beam\_present' signal needs to be checked

## Plans for next two weeks

#### **Before test beam**

- Fixing reported issues
- Check DAQ stability during data taking with 'beam\_present' signal

#### **During test beam**

- Mainly focus on large statistics (~50 spills per one setting)
- HV bias scan (0-150 V, 10V step)
- 3 sensors wafers (FZN, CZN, DSOI)
- Optionally few different readout settings