



This presentation about how we used some IDEAS chips.

1. Information about IDEAS chips can be found on www.ideas.no . Also files with description about principles of those chips, tables with chips produced
2. Here only about some readout principles that can be important for creating “Scalable and Portable Readout Systems”.
3. Also about some small DAQs that we used and we ready to share all experience with those DAQs that can be useful.


VATA-GP3 -5- 7 block diagram



VATA-GP 3-5-7 Principle of serial readout



VATA-GP5 Principle of sparse readout




„Trigger family“ chips, produced by IDEAS.

Chip	Feature	Detector load (pF)	Readout	Dynamic Range (dB)	FCS	Gain	Noise (pA/√Hz)	Tip ¹	Eyesafe	Input cap.	Feedback cap. (pF)	IL	Monitored	Internal bias	Eq
						(dB/Hz)		(dB/Hz)							
TA1	VA-type CSA with Window-Or Trigger Output	Medium	Serial Analogue Readout; Trigger Output	36	128	20	183 + 0.1pF	2µs	1.1a array						
Ta1	VA-type CSA with Window-Or Trigger Output. Low power.	30-100	Serial Analogue Readout; Trigger Output	36	128	18		2µs	8.0a array		0.2			No	0
TAN	Part of the VAS-TAN chip-set ² ; Energy Window Discriminator		Digital Address Output; Trigger Output. Use with VA32_35/50		32				1.1a array						
VA32C	Part of the VA-TA chip-set ²		Trigger Output		32			75ns	1.1a array						
VA32g	Fast shaper and discriminator				32			15ns-150ns	1.1a array						
VA32g2	Fast shaper and discriminator		Use with 12ch VA-chips		32			15ns-150ns	8.0a array						
VA1Ta	VA1 with trigger functionality		SRU proof		128	10		0.6µs	0.12a array						
VA2_Ta (VA2TA)	Gen Edc VA2+ TA ³	Medium	Serial Analogue Readout; Trigger Output		128				1.1a array						
VA32Ta	Similar to VA32c+TA32		SRU proof		32			2µs	0.12a array						
VA32Ta2	VA-type CSA with Window-Or Trigger Output (close to HDB2)	-4	Serial Analogue Readout; Trigger Output	1000	32	0.3	800 + 1pF	2µs	8.0a array		0.5			Yes	1
VA32Ta2.2	VA-type CSA with Window-Or Trigger Output (close to HDB2)	-4	Serial Analogue Readout; Trigger Output	1000	32	0.3	710 + 1pF	2µs	8.0a array		0.5			Yes	1
VA32Ta2.3					32				8.0a array						
VA32	Constant ASIC		Use with VA32_35/50		32				8.0a array						
VA4Tap	VA-type Amplifier with Parallel Trigger Output. High gain (HPCs)	-10	Parallel Trigger Outputs (LS64 convert par. outputs to TTL)		64		500 + 50pF	75ns	8.0a array		0.15			Yes	0 ⁴
VA4Tap2	VA-type Amplifier with Parallel Trigger Output. Low gain (PMTs)	-10	Parallel Trigger Outputs (LS64 convert par. outputs to TTL)		64		500 + 50pF	75ns	8.0a array		0.15			Yes	0 ⁴
VA4ap			GP sparse readout family		128			5µs	8.0a array						
VA4ap2	Obsolete, use ver 1_2		GP sparse readout family		128	44		5µs	8.0a array						
VA4ap2.2			GP sparse readout family		128	44		5µs	8.0a array						
VA4ap3			GP sparse readout family		128				8.0a array						
VA_Tapas			Sparse readout family		128				1.1a array						
VA2_Ta	VA-type CSA with Window-Or Trigger Output	Medium	Trigger Output		128			75ns	1.1a array						
VA1	VA-type Amplifier with Parallel Trigger Output	Medium	Parallel Trigger Outputs	71	128		500 + 50pF	60ns	1.1a array						
VA1_2					64			50ns	1.1a array						
VA1c	Part of the VA-TA chip-set ² ; Use with VA32_35, VA32_50		Trigger Output; Serial Timing Output					75ns	1.1a array						
Ta2					32				8.0a array						
Ta3					32 (incl. 1 test chan.)			75ns	8.0a array						
Ta3Sum					128			6µs	8.0a array						
Tap64_1a	Use with VAD64				64				8.0a array						
Angle 11x32_3					31x32 (992+11ns)			0.5µs	8.0a array						
Angle 11x32_3					31x32 (992+11ns)			0.5µs	8.0a array						
Va_1x16x32			16x16 pixel chip		10x16 array			0.3µs	0.12a array						

¹ Tip: Nominal peaking time. DTP approximately ±50% of the nominal value.

² Voltage output. Values given in mV/FC.


VATAGP_testDAQ



VATAGP_testDAQ :

- up to 16 GP chips , connected in daisy chain.
- readout in “serial” or “sparse” or “sparse with neighbors” modes.
- two 12 bits ADCs (for DOWN and UP analog outputs).

QuikUSB module.



www.quickusb.com :

- 150 USD,
- USB-2, up to 30 MB/sec .
- drivers and libraries for Windows (XP and Vista) and Linux.
- 16 bits HS data bus. + Three 8 bits ports
- downloading FPGA : Altera and Xilinx



Readout Electronics for MPGDs

Developed for Readout of DPGP Front-end Electronics

David Watts
Nail Malakhov



DPGP Electronics

3DAQ



MDAQ

DPGP5 Hybrids




Diode protection

DPGP Electronics

Electronics Characterization

DPGP Hybrids + 3DAQ QuickUSB Readout



Dynamic range : up to 1pC



Lowest threshold:

140fC all channels trigger


15fC single channel trigger

Analogue Noise:


$0.8\text{fC} + 0.25\text{fC/pF}$ or $5100\text{e} + 1500\text{e/pF}$




Compatible GEM Designs




10x10-130-SEALED TGEM




Cylindrical GEM



10x10-130 TGEM (unmountable)








DPGP Readout with TGEM


18% FWHM energy resolution at 5.9keV

Serial mode readout : up to 50ksps
Sparse readout : up to 1Msps
Sparse-w-neighbors: up to 3Msps
Purely digital : up to 8Msps

Labview software for analysis and acquisition




DPGP Readout with TGEM




Fe55 source and a
Banana plug

Aluminum mask
with 2mm holes



DPGP Readout with TGEM


Crosstalk and MIP Efficiency





26% of charge “lost” in neighboring channels

Efficient for 6keV but NOT for MIPs
→ need trim-DAC threshold adjustment

→ Or to use coincidence with other axes and/or chambers (external triggers).





Main DAQ. new version



- *Altera Cyclone III.*
- *three 100 pins HF connectors .*
- *designed for LVDS connection*


new version of Readout Board for VATAGP...



- with Altera Cyclone III for full parameters control and readout. And serial LVDS interface to central unit.

VA64TAP.... (few different types – different gain : for Si, PM...)
block diagram.

64 independed fully parallel channels



The parallel trigger output, *OT*, is an *open-drain* current that should be terminated with a low impedance in order to avoid pick-up in other channels.

It can be connected directly to the input of the **LS64 ASIC**.

VA64TAP2
test board.

