

# This presentation about how we used some IDEAS chips.

- Information about IDEAS chips can be found on www.ideas.no . Also files with description about principles of those chips, tables with chips produced ....
- 2. Here only about some readout principles that can be important for creating "Scalable and Portable Readout Systems".
- 3. Also about some small DAQs that we used and we ready to share all experience with those DAQs that can be useful.


#### VATA-GP3 -5-7 block diagram



VATA-GP 3-5-7 Principle of serial readout



#### VATA-GP5 Principle of sparse readout



#### "Trigger family" chips, produced by IDEAS.

Trigger Family															
Chip	Feature	Detector load	Readout	Dynamic Range	405	Quality (	Notes (max. et)	16.1	Pressa	lapet op.	Feelback	۴.,	Measured	Internel	le,
		64)		(C3)		(64/03)		(CR-RC)			400.QF)			lides as	_
TAI	VA4506 CSA with Wind-Or Trigger Owipet	Madum	Serial Analogue Readout; Trigger Catput	36	128	2	165 + 6.16F	2,94	L'is annous						
Tmi	VA-type CSA with Wind-Or Trigger Output, Low power.	30-100	Serial Analogos Readout; Trigger Oripat	36	128	18		2µs	1.6 mm/yr		0.2			No	Ģ
TAN	Part of the VAN-TAN chip-sel?; Energy Window Discriminator		Digital Address Output; Trigger Output, Use with VA32, 75/500		32				1.1a emoter						
TAJEC	Part of the VA-TA chip-sat <sup>2</sup>		Trigger Output		32			7508	L'in annues	1			1		+
Tallice	Fast shaper and discriminator				32			73mm-1.50mm	1.1a amagan				1		÷
Ta3log2	Fast shaper and distriminator		Des with Nich VA-chips		32			73ms-150m	Life analys	1			1		1
ValTa	VAI with trigger functionality		SIUL proof		128	30		0.6ex	0.35s ensued						1
Vi2_Ta (VA2TA)	One Die VA2+ TA	Madum	Serial Analogue Roadout; Trigger Output		128				Lis ensee						T
ValiZTa	Similar to VA32c+TA32		SHU groef		32			2as	0.30e energed				1		+
VideTie	VA-type CSA with Wind-Or Trigger Output (close to HER2)	-4	Serial Analogue Readout; Trigger Output	1000	32	0.8	900 + 3/pF	2µs	Like anneys		0.5			Yes	(
VideTid.2	VA-type CSA with Wind-Or Trigger Output (close to HER2)	-4	Serial Analogue Roadout; Trigger Output	1000	35	0.8	710 + 3.\pF	3ht	tils anny+		0.5			Yes	(
VARTS12					32				0.0 anatys				1		+
Max2	Courter ASIC		Oer with VA32_75/500		32				6.6s anaxys				1		+
Va64Tap	VA-type Amplifier with Parallel Trigger Output, High gain (HPDs)	~10	Parallel Trigger Outputs (1.564 convertiper, outputs to TTL.)		64		500 + 59(pF	75es	Liki annys		0.15			Yes	ø
Va64Tap2	VA-type Amplifier with Parallel Trigger Output, Low gain (PMTh)	~10	Parallel Trigger Outputs (1.564 convertiper, outputs to TTL)		64		500 + 59(pF	75es	1.5x annoy+		0.15			Yes	Ø
Values	Contraction generation		OP sparse readout family		128			Sys	0.5 mmga				1		1
Vatagpd	Obsolute, use ver 2, 2		OP sparse readout family		128	44		Sus	6.6 analys				1		1
Valage2_2			OP means readout family		128	44		Sus	Like analyse				1		1
Vatagp3			OP sparse readout family		128				0.0x analys						T
Va Taizo			Searce readout nomibility		1/29				L'in annour						
TA2_15	VA-type CSA with Wind-Or Trigger Output	Madum	Trigger Owpet		128			75es	L'in annous						
CAL CAL	VA-type Amplifier with Familel Trigger Outent	Madun	Parallel Trigger Carpata	72	128		500 + 50g/F	100es	L'is annous						T
CAL 2 Velxit	ricentee.				1206			50m	L'in annous				i		۰
1.17	Part of the VA-TA chip-set?; Use with VA32_75, VA32_500		Trigger Culput; Serial Timing Output					The	Lite ensour						T
Tel 2					32				US anotes	1			1		T
743					33(incl. 1 inst data.)			75es	Lib anny+						T
TeSiSan					128			Gus	US analys						1
Tap64_jy	Use with VA264			İ	64				Like analyse						1
Angle 31x32_2					31x32 (992+11x0)			0:5µs	Lik mays						T
Angle Hiz32_3					31x32 092+11x0			0.5µs	1.5 mays						T
Va tadi0x10			Dix)0 pixel chip		10x10 array			0.345	0.35e amazad						+
	ar time. D'he noncosimately 450% of the non		a series in page region.	1	1.000.000.000.000			A116 (816)							_

<sup>1</sup> Tp: Nominal peaking time. DTp approximately #50% of the nominal value.

<sup>3</sup> Voltage output. Value given in mV/FC.

## VATAGP\_testDAQ



#### VATAGP\_testDAQ :

- up to 16 GP chips , connected in daisy chain.
- readout in "serial" or "sparse" or "sparse with neighbors" modes.
- two 12 bits ADCs ( for DOWN and UP analog outputs).

## QuikUSB module.



www.quickusb.com :

- 150 USD,
- USB-2, up to 30 MB/sec.
- drivers and libraries for Windows (XP and Vista) and Linux.
- 16 bits HS data bus. + Three 8 bits ports
- downloading FPGA : Altera and Xilinx

## Readout Electronics for MPGDs

Developed for Readout of DPGP Front-end Electronics

David Watts Nail Malakhov


## **DPGP** Electronics




3DAQ



#### **DPGP5** Hybrids






GND

Diode protection

MDAQ

## **DPGP** Electronics


**Electronics Characterization** 




DPGP Hybrids + 3DAQ QuickUSB Readout


Dynamic range : up to 1pC Lowest threshold: 140fC all channels trigger 15fC single channel trigger Analogue Noise:

0.8fC + 0.25fC/pF or 5100e +1500e/pF






## Compatible GEM Designs




10x10-130-SEALED TGEM




Cylindrical GEM



#### 10x10-130 TGEM (unmountable)







### **DPGP** Readout with TGEM


#### 18% FWHM energy resolution at 5.9keV

Serial mode readout :	up to 50ksps
Sparse readout :	up to 1Msps
Sparse-w-neighbors:	up to 3Msps
Purely digital :	up to 8Msps


Labview software for analysis and acquisition








## DPGP Readout with TGEM




Fe55 source and a Banana plug

Aluminum mask with 2mm holes




#### DPGP Readout with TGEM <u>Crosstalk and MIP Efficiency</u>



26% of charge "lost" in neighboring channels

Efficient for 6keV but NOT for MIPs →need trim-DAC threshold adjustment

 $\rightarrow$ Or to use coincidence with other axes and/or chambers ( external triggers ).





#### new version






- Altera Cyclone III.
- three 100 pins HF connectors
- designed for LVDS connection

#### new version of Readout Board for VATAGP...




• with Altera Cyclone III for full parameters control and readout. And serial LVDS interface to central unit.


# VA64TAP.... (few different types – different gain : for Si, PM...) block diagram. 64 independed fully parallel channels



The parallel trigger output, *OT*, *is an open-drain* current that should be terminated with a low impedance in order to avoid pick-up in other channels.

It can be connected directly to the input of the LS64 ASIC.





# VA64TAP2 test board.