

"Advanced Very Deep CMOS Technologies"

João Antonio Martino

University of São Paulo (USP), Brazil

martino@usp.br

**4th Summer School on INtelligent signal processing for
FrontIER Research and Industry (INFIERI)**

January 26th, 2017

Outline

- ✓ **University of São Paulo - SOI CMOS Group**
- ✓ **Seminar Presentation : CMOS Technologies**
 - **Basic concept : MOSFET**
 - **History: past, present, future**
 - **Experimental and simulation results**

Site: www.usp.br



*More than 2.000 Ph.D per year

The most important
University of Brazil
(First in Latin America)

90.000 Students
60.000 under graduation
30.000 Master and Ph.D

5.000 Faculty Member

Engineering
5.000 Students
500 Faculty Member

Electrical Engineering
1.200 Students
120 Faculty Member

First Microelectronic Laboratory in Brazil (1968)



University Clean Room Facilities



Microwave Measurement Systems



Optical Measurements Systems



Devices Characterization Laboratory



SOI CMOS GROUP since 1990
Electrical Engineering Department
University of Sao Paulo, Brazil

João Antonio Martino

M.Sc and Ph.D at USP

Pos-Doc : Imec/Belgium in 1990

Full Professor at USP since 2005

Chair of the EDS/IEEE South Brazil Chapter

Distinguished Lecturer of EDS/IEEE

Vice-Chair of Region 9 SRC

SOI CMOS GROUP at USP - 2016



All my present students and researchers of SOI CMOS Group (USP)

International Collaborations


– Imec/KUL + UCL + Grenoble + Caen



Main Research Activities

1. Study of planar and Multiple Gate (3D) SOI MOSFETs (μ , R_s , DIBL, V_{th} , SS, GIDL, Ground Plane, Strained devices...)
Electrical Characterization, modeling and Simulation (2D and 3D) as a function of Temperature (80K a 700K)
2. Radiated devices for medical/space applications
3. Microfabrication for research (FinFET - 3D Transistor) and educational application (Bulk and SOI Technology)
4. Study of UTBB SOI MOSFET and NW
5. Tunnel FET Devices (planar and NW)

Hands-on on Microelectronic Fabrication at University of Sao Paulo for educational application (NMOS polysilicon-gate)




Every year for
undergraduate
students at
USP

Hands-on on Microelectronic Fabrication at University of Sao Paulo for educational application (SOI MOSFET Technology)


- Every year (40 hours)
- University of Sao Paulo, LSI/LME clean room
- For people from Brazilian community




Fabrication Results




Picture of transistor array with $W=12\mu\text{m}$ and L from 50 to $5\mu\text{m}$.




Picture of isolated transistors.




Kelvin Structures.



Van Der Pauw Structures.



Picture of transistor array with $W=12\mu\text{m}$ and L from 10 to $1\mu\text{m}$.



Detail of transistor array.

Hands-on on Electrical Characterization of Advanced Transistors at University of Sao Paulo (MOS, SOI, FinFET, TFET)

- Every year (40 hours)
- University of Sao Paulo, LSI/PSI/USP
- For people from Brazilian community




Nowadays at USP


First FinFET Transistor (3D)

with Fully Electron-Beam-Lithography

Ebeam sample (USP): $W_{FIN} = 100\text{nm}$, $H_{FIN} = 100\text{nm}$, $t_{ox} = 4.5\text{nm}$, $t_{box} = 200\text{nm}$, $L = 3.5\mu\text{m}$; Gate electrode: Si-Poly; undoped channel.



FinFET view by scanning electron microscopy (SEM).



Channel cross-section layers obtained by FIB.

* MARTINO, J. A, FAPESP Week, Salamanca, Spain, [December,12, 2012](#)

* RANGEL, R. ; POJAR, M.; SEABRA, A.C.; SANTOS Filho, S.G.; MARTINO, J. A, SBMicro 2013, Curitiba, Proc. IEEE Explorer, p.1-5.

IC Brazil: Skilled labor force

- **21 Fabless Companies in Brazil**

- Focus: design services & IP (Power Management, automotive audio, video, wireless, communications, etc)
- All with outstanding technical capacity in several segments of the Semiconductor Industry

- **2 Silicon Plants (CEITEC , UNITEC)**

- **2 Design Training Centers (USP, UFRGS):**

- 120 total seats capacity;
- 1 year long training
- Strong partnership
 - Cadence, Agilent – ADS & SystemVue, MunEDA, SMART, ARM...

Design Houses



Brazil IC – Design Training Center

- Development of the Brazilian Industry
 - Human resources
 - Training Center
 - International Industries partners



Agilent Technologies



ARM



cādence™

IC Design Training Center at USP



"Advanced Very Deep CMOS Technologies"

João Antonio Martino

University of São Paulo (USP), Brazil


martino@usp.br

**4th Summer School on INtelligent signal processing for
FrontIER Research and Industry (INFIERI)**

January 26th, 2017

Micro and Nano-technology


Many applications




Micro and Nano-technology

Many applications

Smart house



Smart car






Moore's Law 1965




Gordon Moore



Moore 1962

Micro- and Nano-technology

Many applications




First Patent of FET



Julius Edgar Lilienfeld (April 18, 1882 – August 28, 1963) was an Austro-Hungarian physicist. He was born in Lemberg in [Austria-Hungary](#) (now called [Lviv](#) in [Ukraine](#)), moved to the United States in the early 1920s, and became an American citizen in 1934. Lilienfeld is credited with the first patents on the [field effect transistor](#) (1925)

1925

First Patent of FET




J. E. Lilienfeld:
"Method and apparatus for controlling electric current" US patent 1745175 first filed in Canada on 22nd October 1925

J. E. Lilienfeld:
"Device for controlling electric current" US patent 1900018, filed on 28th March 1928

1925

First Patent of FET



J. E. Lilienfeld:
 "Method and apparatus for controlling electric current" US patent 1745175 first filed in Canada on 22nd October 1925

J. E. Lilienfeld:
 "Device for controlling electric current" US patent 1900018, filed on 28th March 1928

1960

First Demonstrated MOSFET

Metal Oxide Semiconductor (MOS) Field Effect Transistor (FET)

Aug. 27, 1963

DAWON KAHNG

3,102,230

ELECTRIC FIELD CONTROLLED SEMICONDUCTOR DEVICE

Filed May 31, 1960





FIG. 1B

M. M. (John) Atalla and Dawon Kahng at Bell Labs achieved the first successful insulated-gate field-effect transistor (MOSFET),

Top View



" Advanced Very Deep CMOS Technologies"



The **MOSFET** (metal–oxide–semiconductor field-effect transistor) utilizes an insulator (typically SiO_2) between the gate and the body.

The **SOI MOSFET** is a Silicon-On Insulator MOSFET



The **FinFET** is a transistor fabricated around of a Fin

The **TFET** (tunnel field-effect transistor) is based on band-to-band tunneling



NMOSFET





(USP/Brazil)





NMOSFET





(USP/Brazil)





NMOSFET






(USP/Brazil)




PMOSFET




Inversor Lógico Digital CMOS





NMOSFET

(Metal-Oxide-Semiconductor Field Effect Transistor, canal N, Enhancement type)




Keeping Pace with Moore's law

- Use of new materials (high- κ dielectrics, midgap metal gate, silicides, metals,...)
- Use mobility enhancement (strained silicon, SiGe, Ge,...)
- Modify MOSFET structure to improve electrostatics:
Bulk \rightarrow SOI \rightarrow Multigate (FinFET...)


MOSFET

First Generation [~ 60]



MOSFET


2nd generation [70's]



* Self-aligned : between gate and (source/drain) – lower parasitic capacitance;

MOSFET

4th generation [90's]



* HALO: Better control of Short Channel Effect (SCE)

Scaling roadmap


Ge/III-V, VFET, TFET, NW, Graphene...

Performance
(power x delay)


New process modules

New materials

New device concepts




* By Cor Claeys



on Bulk (Intel)

A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors

T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann*, K. Johnson#, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson and M. Bohr
IEDM 2003, p. 978



on SOI (Freescale+ASM)


<http://www.reed-electronics.com/semiconductor/article/CA507185#fig4>

nMOS: tensile channel strain

In order to boost the carrier mobility (hence the drive current) and improve the device performance uniaxial and biaxial strains are being successfully used

MOSFET

5th generation [end of ~90]



* Strained silicon:
Improvement of
carrier's mobility


* SiON :
Reduces the gate
leakage current

Scaling roadmap

Ge/III-V, VFET, TFET, NW, Graphene...

Performance
(power x delay)


- New process modules
- New materials
- New device concepts



* By Cor Claeys

MOSFET

6th generation [~2000]



* SiO₂/HfO₂ (HK):
Reduces gate leakage

* TiN (Metal Gate):
Avoid the Poly-Si
depletion

• SOI: Silicon on
Insulator option
(IBM, Samsung,
STMicroelectronics...)

Why SOI option ?

•Triode
$$I_D = \mu C_{ox} \frac{W}{L} \left[(V_G - V_{TH}) V_D - \frac{1}{2} n V_D^2 \right]$$


•Saturation
$$I_{Dsat} = \frac{1}{2n} \mu C_{ox} \frac{W}{L} (V_G - V_{TH})^2$$

•Subthreshold swing
$$S = n \frac{kT}{q} \ln(10)$$


•Transistor Efficiency
$$\frac{g_m}{I_D} = \sqrt{\frac{2\mu C_{ox} W / L}{n I_D}}$$

Gate-to-channel coupling

Body Fator (n)




Bulk MOSFET



$$n = 1 + C_{depl}/C_{ox}$$




SOI MOSFET



$$n = 1 + (C_{si} * C_{oxb}) / [(C_{si} + C_{oxb}) * C_{ox}]$$


1,3 < n < 1,5 em MOS convencional

n ≈ 1,05 para SOI




- C_J in SOI is ~ 10 X lower than in Bulk MOSFET
- I_D in SOI is 30% higher than Bulk MOSFET
- One generation ahead

Bulk CMOS




SOI CMOS




- Higher integration density

• Radiation Hardness: Single event upset





Bulk





SOI

•SOI technology is Latch up free





0.5 μm SOI CMOS Technology

- Test integrated circuit (test chip)
- 0.5 μm SOI CMOS Technology developed in Imec at 90's years...




GC SOI MOSFET (Graded Channel)

USP/Brazil-UCL/Belgium



Advantages of GC SOI :


- Higher g_m
- Lower (better) g_D (higher V_{EA})
- Higher A_v
- Larger Breakdown voltage
- Reduced Harmonic Distortion





* M. A. Pavanello, J. A. Martino e D. Flandre; Solid State Electronics, 2000

Operational Amplifier

USP/Brazil-UCL/Belgium



•Red Transistors are CG SOI




Scaling roadmap

Ge/III-V, VFET, TFET, NW, Graphene...


Performance
(power x delay)

- New process modules
- New materials
- New device concepts





* By Cor Claeys

Short-channel problems in MOSFETs




Electric field lines from the drain encroach on the channel region. Any increase of drain voltage decreases the control exerted by the gate on the channel region.




E-Field lines



Regular SOI MOSFET Double-gate MOSFET

Short Channel Effect





$$V_{TH} = V_{TH\infty} - SCE - DIBL$$

$$SCE = 0.64 \frac{\epsilon_{Si}}{\epsilon_{ox}} EI V_{bi}$$

$$DIBL = 0.80 \frac{\epsilon_{Si}}{\epsilon_{ox}} EI V_{DS}$$

$$EI = \left[1 + \frac{x_j^2}{L_{el}^2} \right] \frac{t_{ox}}{L_{el}} \frac{t_{dep}}{L_{el}}$$

$$EI = \left[1 + \frac{t_{Si}^2}{L_{el}^2} \right] \frac{t_{ox}}{L_{el}} \frac{t_{Si} + \lambda t_{BOX}}{L_{el}}$$

$$EI = \frac{1}{2} \left[1 + \frac{t_{Si}^2/4}{L_{el}^2} \right] \frac{t_{ox}}{L_{el}} \frac{t_{Si}/2}{L_{el}}$$








Evolution of Transistors

“1 Gate”

“2 Gates”

“3 Gates”


“Gate-all-Around”



Tri-Gate with 800C 600Torr 5min H2Anneal
Fins are 45x78nm, Nice corner rounding by H2


* Jean-Pierre Colinge

“Multiple-Gates” MOSFETs



* Jean-Pierre Colinge

- 1: Single gate
- 2: Double gate
- 3: Triple gate
- 4: Quadruple gate (GAA)
- 5: Π gate



Triple⁺-Gate Transistor

Ω gate






Photo: Courtesy Infineon and Texas Instruments, Inc.

Device Research Conference, 2006

TSMC's Nanowire FET (VLSI'04)




FinFET

Trigate


Ω gate nanowire

Fu-Liang Yang, Di-Hong Lee, Hou-Yu Chen, Chang-Yun Chang, Sheng-Da Liu, Cheng-Chuan Huang, Tang-Xuan Chung, Hung-Wei Chen, Chien-Chao Huang, Yi-Hsuan Liu, Chung-Cheng Wu, Chi-Chun Chen, Shih-Chang Chen, Ying-Tsung Chen, Ying-Ho Chen, Chih-Jian Chen, Bor-Wen Chan, Peng-Fu Hsu, Jyu-Horng Shieh, Han-Jan Tao, Yee-Chia Yeo, Yiming Li, Jam-Wem Lee, Pu Chen, Mong-Song Liang, Chenming Hu, "5nm-gate nanowire FinFET", Symposium on VLSI Technology. Digest of Technical Papers, pp. 196-7, 2004



Fin structure "Discrete" current values




Quantum-Wire MOSFET
(UCL, SOI Conf., 1995)



Omega gate
(TSMC, IEDM 2002)



INTEL's Tri-gate
(SSDM'02)




$$I_D = I_{D0} \frac{\theta \mu_o W + 2 \mu_1 t_{si}}{\mu_o P}$$

$\theta=1$ in a triple-gate MOSFET
 $\theta=0$ in a FinFET



where I_{D0} is the current of a planar, single-gate transistor occupying the same area; μ_o is the mobility at the top interface, μ_1 is the sidewall mobility.

Nanowire FET








IEEE EDL 2006



"High-performance fully depleted silicon nanowire (diameter / spl les/ 5 nm) gate-all-around CMOS devices", Singh, N.; Agarwal, A.; Bera, L.K.; Liow, T.Y.; Yang, R.; Rustagi, S.C.; Tung, C.H.; Kumar, R.; Lo, G.Q.; Balasubramanian, N.; Kwong, D.-L., IEEE Electron Device Letters, Vol. 27, no. 5, pp. 383- 386, 2006




Multi-Gate MOSFET Structures



Intel Transistor Leadership

2003
90 nm




Invented
SiGe
Strained Silicon

2005
65 nm



2nd Gen.
SiGe
Strained Silicon

2007
45 nm




Invented
Gate-Last
High-k
Metal Gate

2009
32 nm



2nd Gen.
Gate-Last
High-k
Metal Gate

2011
22 nm



First to
Implement
Tri-Gate


Strained Silicon

High-k Metal Gate


Tri-Gate

Bulk FinFET – Intel (Triple Gate or 3D)

22 nm 3-D Tri-Gate Transistor




3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing "fully depleted" operation
Transistors have now entered the third dimension!




Intel Microprocessor Ivy Bridge uses 22-nanometer technology

Ten Generations of IBM SOI Technology




Many *intrinsic* advantages in FinFET


- ❑ **Enhanced control of Short Channel Effect (SEC)**
 - Multiple gates control the channel SCE in FF
 - Doping controls the SCE in bulk
- ❑ **Significant DIBL reduction**
 - With fully-depleted device capability
 - Better electrostatics
- ❑ **Excellent low V_{dd} performance**
 - Performance roll-off with V_{dd} not as significant as bulk
 - Potential for lower power operation
- ❑ **Scalability for many generations once isolation is fixed**



Bulk Isolated



Oxide Isolated



❑ Bulk isolated

- ❖ Process more expensive than oxide isolated
- ❖ Process integration scheme has process control challenges
- ❖ Bulk starting wafer with Channel Stop Implants

❑ First introduced at 22nm

- ❖ Challenging bring up
- ❖ First generation performance lacking
- ❖ Expect second generation improvement

❑ Foundries following 22nm lead for 14/16nm

- ❖ Major foundry FINFET introduction will be bulk isolated
- ❖ 10nm needs to address some of the bulk challenges

❑ Oxide isolated

- ❖ Isolation process simpler less expensive
- ❖ Many control issues improved over bulk isolated FinFet
- ❖ SOI starting wafer

❑ IBM choice for internal clients




- ❖ Lower risk
- ❖ Better power/performance

❑ IBM 10nm JDA investigating both options


- ❖ IBM internal 14/10nm is SOI FINFETs

Comparison


Evolution of MOSFET (main steps)



1 Gate "Single Gate"
Bulk – MOSFET (Planar)




1 Gate "Single Gate"
SOI MOSFET (Planar)





2 or 3 Gates "**FinFET**"
(Vertical-3D)



From Bulk to Thin-Silicon Channels




Bulk Silicon
Strong Parasitic Effects





FDSOI/UTB with thick BOX
Reduced Parasitics



FDSOI UTBB : Thin BOX
Parasitics Suppressed



Threshold Voltage Control



UTB-FDSOI Demonstrations

sSOI UTB

F.Andrieu et al. VLSI 2006





Fig. 3: TEM cross section of a 30nm long FDSOI transistor.



Fenouillet et. al, IEDM 2007

45nm UTB devices

Ultra scaled MOSFET




Fig. 2: TEM picture of a 10nm nMOSFET, with a 12nm channel thickness

J.Lolivier et al. SOI conf 2004

1st HiK-Metal 300mm UTB




Fig. 1.





Figure 3: TEM picture of cross section of a Lg 58nm PMOS transistor


Fenouillet et. al, ESSDERC 2006

A. Vandooren et al. SOI conf 2005

FDSOI/UTBB Technology Benefits



A mix of advanced and mature technologies



NAND Flash memory
2xnm Process (3-3.3V)

Power Management IC
180nm

Power Amplifier Band Duplexer
130nm-180nm?

Power Amplifiers

RF Transceiver/GPS (65nm)

Modem/Baseband Processor
28nm Poly-SiON Process
(0.9-1.1V/1.8V/2.5V)

Application Processor
28nm High-k Metal Gate Process
(0.9V-1V/1.8V)

Sensor control & processor (90nm)



Touchscreen interface -
65nm-90nm?

- SK Hynix H2JTDG8UD3MBR 128 Gb (16 GB) NAND Flash
- Qualcomm PM8018 RF power management IC
- TriQuint TQM6M6224
- Apple 338S1216
- Broadcom BCM5976 touchscreen controller
- Texas Instruments 34350645 touchscreen interface
- Skyworks 77810

- Apple A7 APLD698 SoC (based on this MacRumors post, the markings F8164A1PD indicate the RAM is likely 1GB)
- Qualcomm MDM9615M LTE Modem
- Qualcomm WTR1605L LTE/HSPA+/CDMA2K/TDSCDMA/EDGE/GPS transceiver.




DH's - Examples of IC's - CEITEC

- Chip do Boi – V1, CMOS 0,6 μm
- BNDES
 - Brinco Chip do Boi (Ox Chip Earring)



DH's - Examples of IC's - LSI Tec


1. Failure detector/signalizer on high-voltage transmission lines
 - CPFL




LSI-TEC – IC Design House

Projects in Production Stage



<i>Customer</i>	<i>CPFL/Expertise</i>
<i>Design expertise</i>	<i>Mixed mode, low voltage & low power</i>
<i>Technology</i>	<i>CMOS 0.6-micron</i>



Fault Signalizer installation on Distribution network



Fault Signalizer



LSI-TEC – IC Design House

Projects in Production Stage

Customer	Entropic (USA)
Design expertise (1M+ transistors)	VLSI digital design
Technology	CMOS 0.18-micron




Set Top Box



Standards :

- ATSC (Revision C) and A/74
- NorDig Unified version 1.0.3
- OpenCable
- DVB-C
- DVB-T
- ISDB-T
- NTSC
- PAL
- SECAM
- DOCSIS 2.0
- DTMB



Silicon Tuner

LSI-TEC – IC Design House

Projects in Production Stage



<i>Customer</i>	<i>Treetech</i>
<i>Design expertise</i>	<i>Mixed-signal, high voltages)</i>
<i>Technology</i>	<i>CMOS 0.6-micron</i>



Industrial instrumentation & Distribution network and transformer monitoring




Digitally configurable multi-instrumentation controller



LSI-TEC – IC ASIC & FPGA Design House

Projects in Development

<i>Customer</i>	<i>Digimed</i>
<i>Design expertise</i>	<i>Mixed-signal, low voltages, low power</i>
<i>Technology</i>	<i>CMOS 0.6-micron</i>
<i>Dev Status</i>	<i>Eng. Samples</i>



Test Prototype(PCB)





Sensors:

- PH
- Oxygen
- Temperature
- Conductivity

LSI-TEC – IC Design House

Projects in Development

<i>Customer</i>	<i>CardioWeb</i>
<i>Design expertise</i>	<i>Mixed-signal, low voltages, low power</i>
<i>Technology</i>	<i>CMOS 0.35-micron</i>
<i>Dev Status</i>	<i>Near Tape-out</i>




- Portable, low cost ECG monitors up to 12 channels
- Remote diagnostic
- Cost Reduction for Public health.

LSI-TEC – IC Design House

Projects in Development

<i>Customer</i>	<i>Confidential</i>
<i>Design expertise</i> <i>low power</i>	<i>very low voltages,</i>
<i>Technology</i>	<i>CMOS 0.18-micron</i>
<i>Dev Status</i>	<i>Specification</i>



Under Development chip





Transceiver chip IEEE 802.15.4
Standard / ZigBee

Industrial, medical and home
sensors networks applications


More Moore to More More Moore

Technology node



Now | **Future**

14nm | 10nm, 7nm, 5nm, 3.5nm




Main stream
(Fin, Tri, Nanowire)

Si

Planar

Tri-Gate



Alternative

(FDSOI)

FD: Fully Depleted

- M. Bohr, pp.1, IEDM2011 (Intel)
- P. Packan, pp.659, IEDM2009 (Intel)
- C. Auth et al., pp.131, VLSI2012 (Intel)
- T. B. Hook, pp.115, IEDM2011 (IBM)
- S. Bangsaruntip et al., pp.297, IEDM2009 (IBM)

* Hiroshi Iwai

Others



Alternative (III-V/Ge)
Channel FinFET

Emerging Devices
(TFETs...)




More Moore to More More Moore

Technology node



Now → **Future** →

14nm | 10nm, 7nm, 5nm, 3.5nm




Main stream
(Fin, Tri, Nanowire)

Si

Planar

Tri-Gate



Alternative

(FDSOI)

FD: Fully Depleted


- M. Bohr, pp.1, IEDM2011 (Intel)
- P. Packan, pp.659, IEDM2009 (Intel)
- C. Auth et al., pp.131, VLSI2012 (Intel)
- T. B. Hook, pp.115, IEDM2011 (IBM)
- S. Bangsaruntip et al., pp.297, IEDM2009 (IBM)

* Hiroshi Iwai

Others

Alternative (III-V/Ge)
Channel FinFET

Emerging Devices
(TFETs...)





Scaling and power crisis

MOSFET: Drift-Diffusion conduction mechanism (>60mV/dec)


$$P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}$$

P_{dynamic} → Power dissipated during switching $\sim C_{\text{total}} V_{\text{dd}}^2 f$
 P_{static} → Power dissipated due to leakage of imperfect switch $\sim I_{\text{off}} V_{\text{dd}}$

Need of
New OPERATION PRINCIPLE





Tunnel Field Effect Transistor - nTFET



- Based on PIN Diode technology;
- Reduced short-channel effects,
- Lower subthreshold swing;
-
-

Tunnel Field Effect Transistor - nTFET




- Based on PIN Diode technology
- Reduced short-channel effects
- Lower subthreshold swing
 - Due to different mechanism of conduction: Tunneling;
 - May be less than 60 mV/dec.

nTFET


OFF
 $V_G = 0V$

ON
 $V_G > 0V$



Low I_{OFF} , Low V_{DD} , $SS < 60mV/decade$

Channel/Drain Underlap



→ 78mV/dec

→ 46 mV/dec

Underlap ↑




I_{ON} is not influenced

I_{OFF} ↓

I_{ON}/I_{OFF} 😊




SS 😊

*Agopian, P.G.D., et al – SSE 2012






$$J_{SRH} \propto C_1 \cdot e^{\left(-\frac{E_g}{2} + \Delta E_t \right) / k.T}$$

Structure Position (nm)



$$J_{TAT} \propto C_2 \cdot e^{\left(-\frac{E_g}{2} + \frac{\Delta E_t}{k.T} \right)}$$




Conduction Mechanism





$$J_t \propto e^{\left(-c_3 \cdot \frac{E_g^{3/2}}{\xi}\right)}$$

TFET




Horizontal



Vertical






Single-Transistor Amplifier



$$|A_V| = \frac{V_{ds}}{V_{gf}} = \frac{g_m}{g_D} = \frac{g_m}{I_{ds}} \cdot V_{EA} \quad f_T = \frac{g_m}{2 \cdot \pi \cdot (C_{gs} + C_{gd})}$$

Single-Transistor Amplifier



$$|A_V| = \frac{V_{ds}}{V_{gf}} = \frac{g_m}{g_D} = \frac{g_m}{I_{ds}} \cdot V_{EA} \quad f_T = \frac{g_m}{2 \cdot \pi \cdot (C_{gs} + C_{gd})}$$

Description of Devices

Fabricated at IMEC, Belgium

Triple Gate MuGFETs

Undoped channel
($N_A = 1 \times 10^{15} \text{ cm}^{-3}$)

Physical dimensions:


$H_{\text{Fin}} = 65 \text{ nm}$

Gate oxide = $\text{HfO}_2(2\text{nm}) + \text{SiO}_2(1\text{nm})$

$t_{\text{box}} = 145 \text{ nm}$


$L = 250 \text{ nm}$

$W_{\text{Fin}} = 40\text{nm}$ and 250nm






Analog Performance


pFinFET




pTFET




* Agopian et al, *Trans. Elec. Dev.*, 2012




Drain Current





Both TFET and FinFET reach the “saturation” region almost at the same V_{DS} ($\cong -1.1V$)

Transconductance



Strong influence of V_{GS} on gm




direct dependence of the tunneling current at the source/channel junction with V_{GS}

$$gm_{pTFET} \ll gm_{pFinFET}$$

gm: FinFET better than TFET

Output Conductance




TFET
 Lower influence of
 V_{DS} on g_D

(no influence on tunneling
 mechanism excepted on
 DIBT)

g_D : TFET better than FinFET

g_D for **pTFETs** is at least 6 orders of magnitude
 smaller (better) than for pFinFETs

Early Voltage



pTFET

Tunneling mechanism


Better $I_{DS} \times V_{DS}$ plateau

Higher V_{EA}

V_{EA} : TFET better than FinFET

For $V_{DS} = -0.9V$ the V_{EA} values were degraded for both pTFET and pFinFET because for this bias condition the transistors do not reach a saturation plateau

Intrinsic voltage gain



$$A_V = g_m/g_D$$

g_D dominates
the A_V behavior

A_V : TFET better
than FinFET

TFET is promising for analog applications

TFET x MOSFET technology




Fabricated at IMEC, Belgium

TFET

Si - Nanowire

MOSFET


Si source



* Agopian et al, ULIS/EUROSOI 2015

TFET x MOSFET technology

$$I_{ON} (\text{MOSFET}) \gg I_{ON} (\text{TFET})$$



MOSFET x TFET



Many orders
of magnitude
higher

TFET x MOSFET technology

$$I_{ON} (\text{MOSFET}) \gg I_{ON} (\text{TFET})$$

MOSFET x TFET





Many orders
of magnitude
higher





Better plateau
in “saturation
like region”

Analog Parameters



Analog Parameters



Analog Parameters


High V_{GS} ensures BTBT

High V_{DS} ensures plateau


$$|A_V| = 20 \cdot \log(g_m/g_D)$$

TFET is better than
MOSFET for all studied
temperature range

Tunnel Field Effect Transistor - TFET



- Low drive current (I_{ON}) capability for Si;
- Use of **Ge at the source** to improve tunneling mechanism;
- **Ge introduces some defects** in the structure, increasing the interface trap density.



Dimensions:

Diameter (D) = 200nm;

Channel Length (L_{CH}) = 200 nm;

Physical Gate Length (L_G) = 240 nm;

Gate/Source overlap (L_{GS}) = 80 nm;


Gate/Drain underlap (L_{GD}) = 40 nm.

Source: $1 \cdot 10^{20}$ at/cm⁻³

Channel: $1 \cdot 10^{16}$ at/cm⁻³

Drain: $1 \cdot 10^{19}$ at/cm⁻³

Gate oxide = SiO₂ (1nm)+HfO₂ (3nm)



Dimensions:

Diameter (D) = 200nm;

Channel Length (L_{CH}) = 200 nm;

Physical Gate Length (L_G) = 240 nm;

Gate/Source overlap (L_{GS}) = 80 nm;

Gate/Drain underlap (L_{GD}) = 40 nm.


Source: $1 \cdot 10^{20}$ at/cm⁻³

Channel: $1 \cdot 10^{16}$ at/cm⁻³

Drain: $1 \cdot 10^{19}$ at/cm⁻³

Gate oxide = SiO₂ (1nm)+HfO₂ (3nm)

Device Characteristics



Dimensions:

Diameter (D) = 200nm;

Channel Length (L_{CH}) = 200 nm;

Physical Gate Length (L_G) = 240 nm;

Gate/Source overlap (L_{GS}) = 80 nm;


Gate/Drain underlap (L_{GD}) = 40 nm.

Source: $1 \cdot 10^{20}$ at/cm⁻³

Channel: $1 \cdot 10^{16}$ at/cm⁻³

Drain: $1 \cdot 10^{19}$ at/cm⁻³

Gate oxide = SiO₂ (1nm)+HfO₂ (3nm)




➤ Different source characteristics:

➤ Si (100%)


➤ Si_{0.73}Ge_{0.27}

➤ Si_{0.54}Ge_{0.46}

➤ Ge (100%)



Drain Current



Ge ↑

E_G ↓

I_{ON} ↑

$V_{GS(\text{on-set})}$ ↓

Transconductance

Ge \uparrow E_G \downarrow

I_{ON} \uparrow g_m \uparrow

(BTBT)

Weak **positive**
T dependence

$g_{m(TFET)} = f(T)$: Inverse of MOSFET

Output conductance



Ge ↑ BTBT ↑ g_D ↑

similar relative variation
with temperature

- Degradation of g_D with temperature increases with BTBT


Intrinsic Voltage Gain

Ge \uparrow BTBT \uparrow A_V \uparrow



when T increases

g_D \uparrow A_V \downarrow


$$|A_V| = 20 \cdot \log(g_m/g_D)$$



Analysis of TFET and FinFET Differential Pairs with Active Load from 300K to 450K



$A_d(\text{TFET}) > 50 A_d(\text{FinFET})$



*Martino et al., EUROSOI/ULIS, 2016

Conclusion

- ✓ FET: History: past, present, future
- ✓ MOSFET, SOI MOSFET, GC SOI MOSFET, Bulk and SOI FinFET, UTBB SOI..... TFET
- ✓ Experimental and Simulation results
- ✓ **About the Moore's Law....**

*Hiroshi Iwai, EUROSIOI/ULIS, 2016

(1970) 10 μm \rightarrow 8 μm \rightarrow 6 μm \rightarrow 4 μm \rightarrow 3 μm \rightarrow 2 μm \rightarrow 1.2 μm \rightarrow
 0.8 μm \rightarrow 0.5 μm \rightarrow 0.35 μm \rightarrow 0.25 μm \rightarrow 180 nm \rightarrow 130 nm \rightarrow
 90 nm \rightarrow 65 nm \rightarrow 45 nm \rightarrow 32 nm \rightarrow (28 nm \rightarrow) 22 nm(2012)
 \rightarrow 14 nm (2014)



Fig.2 Past downsizing trend

Year	2013	2015	2017	2019	2021	2023	2025	2027
Commercial name (nm)	14	10	7	5	3.5	2.5	1.8	1.3
Half pitch (HP) (nm)	40	32	25.3	20	15.9	12.6	10	8
L_g (nm)	20.2	16.8	14.0	11.7	9.7	8.1	6.7	5.6

Fig.4 Future downsizing trend by ITRS2013

Conclusion

✓ About the Moore's Law....



SOI CMOS GROUP at USP - 2016



All my present students and researchers of SOI CMOS Group (USP)

SOI CMOS GROUP – All Generations



All Generations of my students and researchers of SOI CMOS Group
Prof. Cor Claeys, Eddy Simoen, Rita Rooyackers ...from Imec/Belgium
Prof. Dr. Jean-Pierre Colinge (TSMC)
Prof. Dr. Sorin Christoloveanu (Minatec/France)

You are all welcome to visit us...



Dank u
Merci
Thank you
Obrigado



João Antonio Martino

University of São Paulo, Brazil

martino@lsi.usp.br