



# IPBUS APPLIED TO THE CMS LEVEL1 TRACKING TRIGGER UPGRADE

A. M. CASCADAN<sup>†1</sup>, V. FINOTTI<sup>1</sup>, L. A. RAMALHO<sup>1</sup>, T. C. PAIVA<sup>2</sup>

<sup>1</sup>Núcleo de Computação Científica, São Paulo State University, São Paulo, Brazil

<sup>2</sup>University of Illinois Urbana-Champaign

<sup>†</sup>cascadan@ncc.unesp.br



## CMS L1 TRACKING TRIGGER PROPOSAL

Planned to start in 2025, the High Luminosity operation of the LHC will enhance the search of new elementary particles and the study of the Higgs boson. The LHC Phase II upgrade will increase the amount of proton-proton collisions inside the Compact Muon Solenoid (CMS), and consequently, a suitable Level 1 Tracking Trigger (L1TT) hardware is needed to process and filter the large amount of data produced by the detector.


The Fermilab proposal to the L1TT is based on Associative Memories integrated by FPGAs (AM+FPGA) and employs the Pulsar IIb FPGA board as base hardware. One of the Sao Paulo Research and Analysis Center (SPRACE) tasks is to enable the use of IPbus to access and control hardware programmed inside FPGAs in this project, mainly for the testing and prototyping stages, as well as for the demonstration of the system.

## THE IPBUS SUITE

The IPbus protocol[1] allows any hardware implemented in FPGA to be accessed by a PC over UDP/IP. IPbus suite covers both sides of communication: firmware and PC.

**IPbus firmware** - It is a VHDL code that offers a generic interface bus flexible enough to be used according to the project requirements. This code implements a UDP server and translates its messages, providing data transactions to user-defined modules attached to that bus.

**μHAL library** - The Hardware Access Library provides a Python/C++ API to control the interface bus implemented in the FPGA. It allows the programmer to perform read and write operations in the hardware through a PC via standard network links.




This interface bus reads and writes 32-bit words, and uses a 32-bit addresses to multiplex data origin or destination. Therefore the mapping covers from simple registers to block memories. In addition to that, combinations of address and data could even be mapped as commands to the user-defined modules.

## ACKNOWLEDGEMENTS


This material is based upon work supported by the São Paulo Research Foundation (FAPESP) under Grant No. 2013/01907-0 and by funds provided by the cooperation agreement with PADTEC S/A under FUNDUNESP Grant No. 2215/2013.

## IPBUS APPLIED TO PULSAR II B

Pulsar IIb[2] is a general purpose FPGA-base carrier board for ATCA platforms. It was developed by Fermilab using a Virtex7 Xilinx FPGA equipped with 80 high speed-transceivers, each of them capable to operate above 10Gb/s in full-duplex mode.




The L1TT Fermilab proposal and its development tests are totally based on Pulsar IIb, using a large number of them. In addition, the final system will stay in difficult access sites. IPbus solves both issues since it uses regular network. The access to each Pulsar IIb board is done through the ATCA Switch in star connection.



## IPBUS APPLICATION

Due to the large amount of data that will be sent by CMS detector to the L1TT under development, several Pulsar IIb boards should receive data through their optical links. To test this scheme, two shelves filled with 10 Pulsar IIb each are used to compose a transmitter/receiver pair. IPbus is used to control the test.



## REFERENCES

- [1] C. G. Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea, and T. Williams, "Ipbu: a flexible ethernet-based control system for xtca hardware," Journal of Instrumentation, vol. 10, no. 02, p. C02019, 2015.
- [2] OLSEN, J., "ATCA at Fermilab." <http://ppd.fnal.gov/eed/Projects/ATCA> Accessed: 10-Jan-2017.