



INTERNATIONAL LINEAR COLLIDER
SLAC

ILC High Availability Electronics R&D

LCWS 2006 031206

IISc Bangalore India

Ray Larsen, SLAC

Presented by S. Dhawan, Yale University

Outline

- I. Why High Availability & Why Now?
- II. HA ILC Controls, Instrumentation Standards
- III. HA ILC Power Systems Architectures
- IV. Detector Systems
- V. Summary Conclusion

I. Why HA and Why Now?

- Computer Modeling demonstrates that ILC will only run ~20% uptime unless all systems design for Availability.
 - Strong investment and hardware and software R&D over several years planned to learn how to design, implement effective HA at modest cost. Waiting is not an option.
 - Techniques include multi-level 1/n redundancy, modular design and hot-swap capability.
- New Telecom Open Standard modular computing platform designed for “five nine’s” or 0.99999 Availability.
- ILC has adopted HA design principles to evaluate all systems, subsystems & components.
- *Availability goal for complete C&I system is >0.99*

I. HA Standard Features

- Control System, Front End Systems need common card, backplane architecture; timing, communication interface standards to meet Availability goals.
 - Newest logic engine systems use fast serial communication from *chip-to-chip*, *module-to-module* and *backplane-to-backplane*.
 - Core processor chips with imbedded matrix switching, software, provide *auto-failover potential* for failed *channel*, *module* or *crate*.
 - Single supply voltage, redundant source, on-board DC-DC converters to manage rapid evolution in V, I requirements.
 - HA cooling design provides auto-failover fan system.


I. HA Standard Features 2

- Redundant timing, communication paths eliminate points of failure that would interrupt machine (fail-soft)
 - Hot Swap capability to avoid shutting down crates when swapping modules
 - Software architecture to support HA hardware without compromising up-time
 - Improved diagnostics at system, crate and module levels to manage hot-swap, *predict* and *evade* problems

II. HA ILC C&I Systems

- “Controls & Instrumentation will be designed for High Availability.”
 - Dual Star network topology from Main Control to machine sectors, fiber plant.
 - Separate Data and Fast Timing, RF networks.
 - Dual Star Fanout from Sector nodes to Front Ends, fiber or copper.
 - Redundant backbone control data and timing for auto-failover down to front-end level, *as needed*.
 - Intelligent Platform, *Shelf Manager*, supports hot-swap options.
 - Improved diagnostics minimizes MTTR.


II. Controls Main Processor Farm



FEATURES

- ◇ Dual Star 1/N Redundant Backplanes
- ◇ Redundant Fabric Switches
- ◇ Dual Star/ Loop/ Mesh Serial Links
- ◇ Dual Star Serial Links To/From **Level 2** Sector Nodes


II. Linac Sector Control Node




II. ATCA Evaluation Plans

- **Advanced Telecom Computing Architecture**
 - New Industry Consortium open standard announced 2004 designed ground-up for HA.
 - Crate, Card and Sub-Module (Mezzanine Card) comprise fully-integrated HA system
 - Potentially huge industry support for ~\$40B/yr market.
 - Many modular processors, switches, serial networks available from competitive industry.
 - Adaptation to custom modules enables controls, instrumentation with unprecedented HA performance.

II. Full ATCA Shelf (Crate) Features



II. ATCA Card Options



II. C&I R&D Summary Status

- Baseline Conceptual Design for all Controls & Instrumentation subsystems require HA Architecture.
- Controls core system hardware, software evaluations underway at DESY, Argonne, FNAL and SLAC.
 - Evaluation of platform vs. instrumentation requirements for LLRF, BPM's
 - Investigation of software 3-tiered HA architectures
 - Industry tutorials, study of ATCA standards
 - Lab Associate Memberships in ATCA consortium (PICMG) to participate, track developments
 - FY07 plans for strong ramp-up in R&D


III. HA ILC Power Systems R&D

- Pulsed & DC Power Systems largest single limit to Availability in current machines.
- HA principles being applied to all power systems.
- Goal is >0.99 for RF Power System, DC Magnet Power System
- 1/n Redundancy at 3 level in DCPS, HVPS, Modulators & Kickers:
 - High power switches
 - Modular power cells
 - System level unit hot spares
- Goal: Keep operating with 1-2 failed cells; change failed cells while machine keeps running

III. HA Power System Examples

- Modulators
- DR Kickers
- Power Supplies
- Diagnostic Interlock Layer


III. Marx Prototype Modulator




- 3-Level n/N Redundancy
 - 1/5 IGBT switch subassemblies
 - 1/8 Motherboards
 - +2% Units in overall system
- Intelligent Diagnostics
 - Imbedded diagnostics in every MBrd
 - Networked by wireless & dual fiber to Main Control



III. DR Kicker Prototype Concept




LLNL Kicker
Tested at KEK ATF



System Concept


III. HA DC KW Power



III. Diagnostic Interlock Layer


- All power systems will have a “DIL” card or hybrid circuit in each power cell.
 - Gathers diagnostic information to view in control room: Interlock set points vs. actual levels; fast and slow waveforms
 - Takes evasive action to avoid trips: Reduces load, adjusts set points if permitted; “safes” system in case of failure
 - First example under development for Marx
- Goal: General purpose solution for variety of power systems.

III. DIL Prototype Functional Design



DIL SLIDES COURTESY
DR. S. NAM, POHANG

III. Test Prototype Floor Plan



III. Achieving Near-Zero MTTR

□ Hot Swap:

- In critical systems, short Mean Time To Replace (MTTR) becomes critical, e.g. in 1/n parallel modular power supplies, Controls and Timing backbones
- Hot swap not practical for high voltage, current modules with large stored energy (unless by remote robotics).
- Hot Swap implemented in standard package becomes affordable weapon to help achieve HA
- *Access to point of failure critical to use of hot-swap.*

IV. Detector Systems

- Detectors benefit from inherent use of highly redundant n/N architectures.
- Detectors pay penalty for non-standard architectures, some unavoidable, others not:
 - Very high engineering costs
 - Unique designs where “wheel is re-invented” for each new design
 - Lack of communication between engineers working on subsystems for same detector

IV. Detectors 2

- Potential Benefits of Standardization Efforts
 - Common, robust solutions for HA power, grounding, shielding
 - Single supply voltage DC-DC converters to operate in magnetic fields
 - Drop-in standard high speed serial link chips or small modules to access sections buried in detectors.
 - Standard interface rules to simplify system integration across diverse subsystems.
 - Provide complete power, I/O design framework for custom boards

IV. Detector Standards Collaboration

- Broad collaboration on upgrading physics instrumentation standards that are 20-40 years old can benefit community
 - New basic platform w/ HA features
 - Adaptations to Controls, Machine instrumentation, Detectors
 - Hardware and software evaluations
 - Large machines & detectors, light sources, fusion, small controls, DAQ systems for experiments


- Encourage spin-offs in other projects such as ITER, Light Sources, Astrophysics
 - Two exploratory meetings held: IEEE 2005 Real Time, 2005 NSS
 - Propose continue supporting exploratory collaboration meetings
 - Share ILC evaluations with broader community if collaboration group materializes

V. Summary Conclusions

- HA design efforts are well underway in the ILC
 - Cannot meet up-time goals without it.
 - Full machine goal of $A > 0.85$ requires all subsystems to strive for > 0.99
 - *Opportunity Cost of idle ILC ~ 135K\$US/hour!*
- ATCA platform offers ready solution to many controls, instrument applications.
 - Need R&D to decide feature set, evaluate suitability of ATCA as instrument platform, prototype all critical hardware-software applications

Full System AFS vs. ASUB

16 Systems, 10 Subsystems each System



Ref: Larsen & Downing, 2004 IEEE NSS, Rome




Architecting Value...

Architecting Value
Architecting Value

Our mission is to optimize our client's business processes through a combination of technology, domain expertise and process improvements, thereby enabling them to focus on their core capabilities

- Addressing the need of organizations to reduce cost and increase control of business processes through automation and outsourcing
- Key capabilities
 - Business process automation, innovation and outsourcing
 - World class IT and BPO Services combined to create business solutions
 - Global sourcing strategy to optimize the cost of doing business
- Facts
 - 11,000+ Professionals around the Globe
 - Offshore Facilities in India, China & Mexico
 - 25 offices in 9 countries
 - Revenue run rate of \$220M+, CAGR 30+%, Debt free



Mphasis is among Forbes Global list of 100 Best Under a Billion Companies in Asia Pacific.

World's 50 best managed BPO vendors	
1	IBM Global/Daksh
2	Accenture
3	Hewlett Packard
4	Mphasis
5	Ernst & Young
6	Wipro Spectramind
7	ICICI OneSource
8	eFund Global Outsourcing
9	Convergys
10	Affiliated Computer Systems